

DCB1M - UART/SPI/I²C Over Powerline Transceiver

1. Overview

The DCB1M is a device for multiplex communication over noisy power lines, at speed up to 1.4Mbit/s. The DCB1M is based on the DC-BUSTM technology for network communication between modules sharing a common DC or AC powerline. The device avoids complex cabling, saves weight and simplifies installation. The DCB1M supports UART, SPI and I²C protocols, enabling the user to meet this application protocol. Sleep mode allows low power consumption when the device is not used. A small size QFN32 5x5 mm package provides small PCB footprint The DCB1M is beneficial for many applications ranging from Aerospace, Automotive, Industrial and even Toys.

Applications

- Battery management (BMS)
- Climate control network
- Sensors / actuators bus
- Robotics control network
- Lighting control
- Truck-Trailer communication
- Multiple vehicle networks sharing the same powerline

Features

- Noise robust UART, SPI and I²C transceiver over DC powerline.
- Bitrate up to 1.4Mbit/s over the powerline.
- Multiple networks may operate over a single powerline.
- 251 selectable carrier frequencies (5MHz to 30MHz).
- Built-in CSMA/CA (powerline arbitration) mechanism.
- Operates as Multi-master Transceiver in a multiplex network.
- Channel interference detection.
- Communicates over wide range of DC voltages.
- Power management (Sleep modes) for low power consumption.



Figure 1 - DCB1M climate control and security networks sharing single powerline

Table of Content

1.	OVERVIEW1
2.	DESCRIPTION
2.1	The DCB1M network
2.2	DCB1M channel parameters5
2.3	Device architecture
2.4	Pin configuration and function
2.5	Implementation
3.	DCB1M OPERATION
3.1	DCB1M messages10
3.2	Device configuration11
3.3	Carrier frequency configuration13
3.4	<i>TX-Trigger</i> mode14
3.5	Carrier Sense mode (CS)15
3.6	Arbitration mode (ARB)15
3.7	DCB1M UUID16
4.	POWER OPERATION MODES16
4.1	Normal mode16
4.2	Standby mode16
4.3	Sleep modes (power-saving)16
5.	DCB1M REGISTERS
5.1	REG_0 - 'Device Control 0' (Address 0x00)20
5.2	REG_1 - 'Device Control 1' (Address 0x01)20
5.3	REG_2 - 'Frequency Select' (Address 0x02)21
5.4	REG_3 - 'Sleep & IO Control' (Address 0x03)21
5.5	REG_4 - 'Interrupts Enable (Address 0x04) (SPI & I ² C Only)21
5.6	REG_5 - 'Interrupt RX-FIFO Threshold 1' (Address 0x05) (SPI & I ² C Only)
5.7	REG_6 - 'Interrupt RX-FIFO Threshold 2' and Error status (Address 0x06)

5.8	Status interrupt byte (Accessed only in SPI& I ² C, through READ-INT command)22
5.9	REG_3C - 'Interrupt TX-FIFO Thresholds1' (Address 0x3C) (SPI & I ² C Only)
5.10	REG_3D - 'Interrupt TX-FIFO Thresholds2' (Address 0x3D) (SPI & I ² C Only)
5.11	REG_3E - 'Interrupt TX-FIFO Thresholds 3' (Address 0x3E) (SPI & I ² C Only)
5.12	REG_7 - 'Arbitration ID 1' (Address 0x07)22
5.13	REG_8 - 'Arbitration ID 2' (Address 0x08)22
5.14	REG_59 – UUID[47:40] (Address 0x59)23
5.15	REG_5A – UUID[39:32] (Address 0x5A)23
5.16	REG_5B – UUID[31:24] (Address 0x5B)23
5.17	REG_5C – UUID[23:16] (Address 0x5C)23
5.18	REG_5D – UUID[15:8] (Address 0x5D)23
5.19	REG_5E – UUID[7:0] (Address 0x5E)23
6.	UART PROTOCOL INTERFACE
6.1	Interfacing to UART ECU23
6.2	UART registers configuration (Command mode)24
6.3	UART Bitrate configuration (Bitrate learning)24
6.4	UART Codec Select configuration25
6.5	UART RTR pin handling25
6.6	UART interface typical set-up and operation25
6.7	UART Examples25
7.	SPI PROTOCOL INTERFACE
7.1	Interfacing to SPI ECU27
7.2	SPI Flow control27
7.3	SPI Message (frame) construction27
7.4	SPI Status interrupt byte27
7.5	SPI Commands
7.6	SPI interface typical set-up and operation
7.7	SPI Examples
8.	I ² C PROTOCOL INTERFACE

8.1	Interfacing to I ² C ECU	33
8.2	I ² C Flow control	33
8.3	I ² C Status interrupt byte	33
8.4	I ² C Message (frame) construction	34
8.5	I ² C Commands	34
8.6	I ² C interface typical set-up and operation	37
8.7	I ² C Examples	37
9.	SPECIFICATIONS	39
9. 10.	SPECIFICATIONS	39 41
9. 10. 11.	SPECIFICATIONS DCB1M PCB LAYOUT RECOMMENDATION PACKAGE, MECHANICAL	39 41 43
9. 10. 11. 11.1	SPECIFICATIONS DCB1M PCB LAYOUT RECOMMENDATION PACKAGE, MECHANICAL Mechanical Drawing	39 41 43 43
9. 10. 11. 11.1 11.2	SPECIFICATIONS DCB1M PCB LAYOUT RECOMMENDATION PACKAGE, MECHANICAL Mechanical Drawing PCB drawing	39 41 43 43

2. Description

2.1 The DCB1M network

The DCB1M operates as part of a powerline (DC-BUS) communication network consisting of multiple DCB1M devices. Each device can transmit messages (frames) to other devices over the power lines at four selectable coding strength and bitrates, ranging from 1.4Mbit/s down to 225Kbit/s for very noisy channel. The data is phase modulated by a sine wave at a user predefined carrier frequency.

Each DCB1M can communicate with its host controller (ECU) using one of the supported protocols (UART, SPI and I^2C). One ECU using SPI protocol interface can communicate with another ECU interfacing with UART or I^2C protocol and vice versa. The DCB1M operates as a gateway between the ECUs' different protocols.

All network topologies (e.g. Star, ring, line, tree, etc.) are applicable, as long as RX signal level at RXI is above minimal RXI_{lev} (see Table 34).

User may create a multiple DCB1M networks operating over single powerline, where each network communicates using different carrier frequency (channel).

2.2 DCB1M channel parameters

Carrier frequency:	251 selectable frequencies between 5MHz - 30MHz with 100 kHz spacing.
Powerline bitrate:	1.4Mbit/s, 1Mbit/s, 490Kbit/s, 225Kbit/s
Powerline voltage:	Any, with proper powerline coupling interfacing (see 2.5.5)
Cable length:	Depends on the powerline loads AC signal-attenuation (100m is practicable)
Cable type:	Any cable.

2.3 Device architecture

Figure 2 depicts the DCB1M blocks.



Figure 2 - DCB1M block diagram

The DCB1M main building blocks:

- **Protocol handling** Interprets the ECU protocol.
- Transmit and Receive FIFOs allows 2 x 1024 bytes data buffering between the ECU and the DCB1M.
- CODEC Encodes/decodes the data according to the selected channel protection code (bitrate).
- Modem Phase modulates and demodulates the data to and from the DC-BUS powerline.
- CSMA/CA Allows Carrier sense and arbitration capabilities to the device
- **Sleep** Ensures low power consumption during Sleep mode.

2.4 Pin configuration and function

2.4.1 **Pinout diagram**



Figure 3 - DCB1M pinout diagram in QFN32 5x5mm package

2.4.2 **Signals and Pinout description**

Table 1 - Pinout description							
			Internal				
Name	Pin #	Pin type	PU/PD		Description		
				Digital IO signal. I	n SPI and UART interfaces,	Outputs the	
			PU	received data from	received data from the powerline or from internal registers		
		Digital IO	(SPI, I ² C	to the ECU. In I ² C	C interface this pin is IO a	nd should be	
HDO	7	12mA	Only)	externally pull-up w	vith 10kΩ resistor.		
				Digital data input s	ignal. Transfers data from th	ne ECU to the	
HDI	8	Digital input	PU	powerline or to the	internal registers.		
				UART - ECU data /	command input, enables re	ead and write	
HDC				from/to DCB1M co	ntrol registers (see section 6.	2)	
/HCS	6	Digital input	PU	SPI / I ² C- Chip Selec	t input.		
TEST	1	Digital Input	PD	Should be connecte	ed to Gnd.		
NRESET	2	Digital Input	PU	Reset, active low.	Reset, active low.		
				Sleep mode control input (see section 4.3).			
NSLEEP	17	Digital Input		Should be pull-up to 3.3V when not in use.			
				ECU interface selection inputs.			
				IF_SEL[1:0]	Interface		
				'00'	UART		
15 0514				'01'	Not Valid		
IF_SEL1	9	Digital Input	-	'10'	SPI		
IF_SEL0	10	Digital Input		'11'	I ² C		
				SPI/I ² C - Interrupt e	event indication. See section	7.4 and 8.3).	
				UART-RTR (Ready to Receive). When high, ECU can transf		J can transfer	
		Digital Output		bytes through HDI pin. When low, ECU should pause its da		pause its data	
INT/RTR	11	8mA		bytes transfer.			
				SPI/ I ² C - Serial Cloc	ck Input.		
SCK			PU	UART- NLOOPBACK, when high, loopback from HDO to HDI is			
/NLOOPBACK	15	Digital Input	(UART only)	disabled.			

	.		Internal				.		
Name	Pin #	Pin type	PU/PD	Description					
	10	Digital Output		When high, DCB1M		15 II 	n Normal mo	de	
INH	18	8mA		When lo	w, DCB1M	is in	Sleep mode		
				UART					1
				REG_3	[5:4]	Pir	n Function	Pin Type	
				'00' (D	efault)	C	ODE_SEL0	Input	
				'01'			EN_TX	Input	
				'10'			INTERF	Output	
				'11'			N	ot Valid	
				SPI/ I ⁻ C					1
				REG_3[5	5:4]	Pi	n Function	Pin Type	
CODE_SEL0				'00' (Det	fault), '01'		EN_TX	Input	
/EN_TX		Digital IO		'10'			INTERF	Output	
/INTERF	13	12mA		'11'			N	ot Valid	
				UART		<u> </u>		[1
				REG_3[5	5:4]	Pir	n Function	Pin Type	
				'00' (De	efault)	(CODE_SEL1	Input	
				'01'			BUS_BUSY	Output	
				'10'					
				'11'			Not Valid		
				SPI/ I ⁻ C					1
				REG_3[5	5:4]	Pi	n Function	Pin Type	
				'00' (De	efault)	E	BUS_BUSY	Output	
				'01'					
CODE_SEL1		Digital IO		'10'					
/BUS_BUSY	12	8mA		'11'			N	ot Valid	
TYON		Output		TX_ON C	output - Hig	gh v	vhen transm	ission onto the power	line
TXON	16	12mA		is active.					
				Powerlin	ne Transmit	t sig	nalout		1
				IXON	REG_1[3]		IX level	Impedance [Ω]	
				State			[v-p-p]	10 ¹	
				High	U 111 (Defeu	141	1	- 18	
				Low	I (Delau	IL)		2001/ ²	
		Analog Output				dan		200K	
TVO	22			² loput in	anodonco r	euan	ice	- C	
	25			Doworlin		erer		LL.	
	24	Analog input		Applog	nut referen	co \	L ICC/2 for filt	oring capacitor Blaco	1E
				hotwoor				used as virtual ground	for
VRFF	21			the exte	rnal analog	circ	uitry		101
VILLI	21			the exte		ene	anti y.		
FILTERI	19	Bi-directional		External	filter I/O				
	15			External	inter iy o				
FILTERO	20	Bi-directional		External	filter I/O				
0500	32			16MHz (rystal Outr	nut			
	31	Analog Input		16MHz (rystal Innu	t			
0301	51	/ line of line up of		External	inductor	11	(nin canacita	ance should be maxi	mal
11	27	Analog Input		1nF) see	2 5 4		(pin capacita		mai
12	26	Analog Input		External	inductors I	2 (0	ntional) see	254	
	25	Power		Analog 2	3V sunnly	-2 (0		2.3.7.	
	22 22	Power			round				
	22,20	10000				tr	ut for filtori	ng canacitor Blaco 4	7115
VCAP	2	Power		hetween	NCAP and	ייינה, שריי		ng capacitor. Pidte 4.	/ur
	1	Power		Digital C		201			
DOND	1 4	FOWEI		Digital G	Juliu				

Name	Pin #	Pin type	Internal PU/PD	Description
DVCC	5,14	Power		Digital 3.3V supply
GNDPLL	30	Power		Analog Ground
				PLL 1.8V output to a filtering capacitor. Place 1uF between
PLLCAP	29	Power		PLLCAP and GNDPLL.
EXP	33	Power		Expose pad, should be connected to DGND.

PD – Internal Pull down resistor 50K ohm +/-%30 PU – Internal Pull up resistor 50K ohm +/-%30

2.5 Implementation

2.5.1 DCB1M reference schematic

Figure 4 depicts a typical DCB1M schematic.



Figure 4 - DCB1M reference schematic

2.5.2 External filter (BPF)

The DCB1M operates using an external 5MHz band pass filter. The minimum allowable bandwidth of the filters is +/-700 kHz @ 3dB. Narrower bandwidth limits the maximal bitrate. Figure 5 depicts a recommended 5MHz discrete passive filter.



Figure 5- 5MHz bandpass filter

2.5.3 Crystal oscillator

The device operates with a low cost, small size 16MHz crystal connected between OSCI and OSCO pins. Each of these pins should be connected to the DGND via a load capacitor. The load capacitors values should be determined according to the crystal manufacturer recommendations and the actual PCB layout. The PCB traces should be as short as possible.

The overall frequency tolerance should not exceed ± 50ppm.

2.5.3.1 Recommended crystals

- NDK NX2520SA-16MHz SMD, 2.5x2 mm
- NDK NX3225SA/GB-16MHz SMD, 3.2x2.5mm
- NDK NX2016GC-16MHz SMD, 2.0x1.6mm

2.5.3.2 16MHz clock from external source

It is possible to operate the device from external 16HMz clock source that meets the requirements above. Figure 6 depicts external 16MHz clock connection to the device.



Figure 6 - External 16MHz clock connection

2.5.4 L1 and L2 inductors

The DCB1M requires one or two inductors for its operation, depending on the desired operating frequency.

- For full in-band operation, 5MHz - 30MHz:

- ≻ L1 3.3uH
- L2 15uH with 1nF series capacitor between L2 pin and L2 inductor.

- For low in-band operation, 5MHz -12MHz:

- L1 18uH
- L2 NC

- For high in-band operation, 12MHz - 30MHz:

- ≻ L1 3.3uH
- L2 NC

Figure 7 depicts in-band operation inductors connection to pins L1 and L2.

Full in-band selection High or low in-band selection





2.5.4.1 Recommended L1 & L2 inductors

Table 2 describes recommended L1 and L2 inductors.

Table 2 - Recommended L1 and L2 manufacturers						
Inductor	ABRACON	VISHAY	TDK			
1=3.3uH	815-AIML-0805-3R3K-T	ILSB0805ER3R3K	NL453232T-3R3J-PF			
2=15uH	815-AIML-0805-150K-T	ILSB0805ER150K	NL453232T-150J-PF			

815-AIML-0805-180K-T | ILSB0805ER180K | NL453232T-180J

Table 2 - Recommended L1 and L2 manufacturers

2.5.5 Powerline coupling interface

_1=18uH

L

L

The DCB1M is coupled to the powerline through a single small footprint coupling capacitor that blocks the DC, typically 2.2nF. The $C_{coupling}$ voltage rating depends on the powerline voltage and its expected impulses. For high voltage powerline applications (e.g. battery monitoring system in EV or solar panels), it is required to add capacitors to achieve full galvanic isolation.

2.5.6 External protection network

It is recommended adding an external diode protection network prior to the C_{coupling}, for protection from high powerline pulses (above 2 V-P-P). The protection network consists of three schottky didoes serially connected (for both polarities), with low capacitance (< 10pF) and fast clipping (e.g. BAS70-04).

2.5.7 Recommended connection to power-supply

Power-supplies usually require big filtering capacitors that may attenuate strongly the DCB1M carrier signal. It is recommended to add an inductor (>22uH) or ferrite bead (>100 Ω @ 5MHz-30MHz) in series to the power-supply connection to the DC powerline to avoid carrier signal attenuation.

Figure 8 depicts a typical DCB1M connection to a DC powerline and to its power-supply.



Figure 8 – DCB1M connection to 3.3V power-supply and powerline

3. DCB1M operation

3.1 DCB1M messages

3.1.1 Message structure

The DCB1M is message-oriented device. The message is divided by the DCB1M into packets that are encoded against errors and constructed into modulated powerline message (frame).

A frame is constructed from a Start-frame consisting of preamble and optionally an arbitration sequence (if enabled), followed by packet/s of data bytes (at least 1 packet) and terminated with a "*Frame-End*" indicating the last packet of the frame.

When Arbitration is enabled, unique arbitration patterns are transmitted prior to the start-frame preamble pattern (see section 3.6).

- Start of frame preamble length
- 64usec
- Arbitration pattern length (if enabled)
- 105usec.

- Packet length

- 180usec (codec 0, 1) / 360usec (codec 2, 3) (see Table 4)



Figure 9 – Frame (Message) structure

An Error Correction Code [ECC] protects each data packet. The user selected powerline bitrate defines also the ECC being used. See section 3.2.2 for more details about codec selection and its configuration.

3.1.2 Transmit flow

The DCB1M message transmission sequence over powerline depends on the selected interface protocol and codec.

Using **UART** interface, upon receiving the first data byte from ECU, the Start-frame transmission begins. The message will be closed automatically after all data bytes are extracted from the TX-FIFO (TX-FIFO is empty) and with ECU completion of data bytes transfers.

Using **SPI & I²C** interfaces, upon receiving the *TX-DATA* command, a Start-frame transmission begins. The frame is closed upon receiving the *FRAME-END indication*.

It is recommended to use the INT/RTR pin indication for pausing ECU data byte transfers when needed, to prevent TX-FIFO overflow events. For more details, refer to the protocols handling sections.

The *TX-Trigger mode is a special* feature that enables the user to control manually when to start the transmission of frame/s. Refer to section 3.4 for more details.

3.1.3 Receive flow

In general, upon detecting a powerline frame, the frame is decoded into data bytes that are inserted to the RX-FIFO.

Using **UART** interface, each received data byte is inserted into the RX-FIFO and then, automatically transferred to the ECU. The data transfer to the ECU will continue as long as the RX-FIFO is not empty.

Using **SPI & I²C** interfaces, ECU shall use the interrupt to perform a *RX-DATA* command to extract the stored RX-FIFO data bytes. For more details, refer to the protocols handling sections.

3.2 Device configuration

3.2.1 Protocol interfaces

The DCB1M interfaces with UART, SPI and I²C protocols. The selected interface protocol is set after reset/power-up and stays valid until the next reset/power-cycle event.

DCB1M pins 9 and 10 (*IF_SEL*[1:0]) configure the interface selection as described in Table 1 and Table 3.

Table 3 - Protocols Selection			
IF_SEL[1:0]	Selected Protocol		
00	UART		
01	Reserved		
10	SPI		
11	I2C		

3.2.2 Codec selection

The DCB1M has four levels of error correction coding (ECC). Code 3 has the strongest data protection against powerline noises with the lowest powerline bitrate. ECU may select different codes for each frame.

The DCB1M codec selection can be set in various methods, depending on the selected interface.

In UART interface, user can set the codec selection either by using pins 12 and 13 (see section 2.3), or by configuring REG_0[1:0] bits. Both methods have the same priority and the last configuration change will determine the DCB1M codec selection. For example, after power-up/reset, the DCB1M will read the status of pins 12 and 13, and set the codec selection accordingly. Then, user may change the codec selection by configuring REG_0[1:0] differently. The codec selection will change accordingly.

Table 4 describes the DCB1M codecs and their max bitrates over powerline.

Codec Select	Max powerline bitrate (Mbit/s)	CODE_SEL1,CODE_SEL0	REG_0[1:0]			
Code 0	1.4	Low, Low	'00'			
Code 1	1	Low, High	'01'			
Code 2	0.5	High, Low	'10'			
Code 3	0.225	High, High	'11'			

In SPI and I²C protocol interfaces, user set the codec selection inherently in the *TX-DATA* Command. Please refer to section 7.5.1 or 8.5.1 for more information.

3.2.3 DCB1M TX-FIFO and RX-FIFO handling

The DCB1M consist of 1024 bytes TX-FIFO and 1024 bytes RX-FIFO to buffer data between the ECU and the DCB1M. The TX-FIFO stores all the data bytes from the ECU HDI pin. Each frame stored in the TX-FIFO, contain also two extra control bytes that are not transmitted over the powerline. This information is relevant when multiple frames are stored and TX-Trigger mode enabled (see 3.4).

The RX-FIFO stores all the data bytes received from the powerline, before its transfer to the ECU via HDO pin. Each frame constructed in the RX-FIFO, contains an extra control byte that is not transferred to the ECU.

See below section's examples of FIFOs threshold handling.

3.2.3.1 FIFOs interrupt thresholds configuration

User may define FIFOs interrupts status thresholds according to the network expected payload. The interrupt is invoked on INT/RTR pin 11 (for **UART** see 6.5, for **SPI** see 7.4, for I^2C see 8.3).

The FIFOs interrupt thresholds control registers are described in Table 5.

FIFO Threshold	Default threshold	Related Control	Comments
Description	[Data bytes]	registers	
Rx-FIFO-not-empty	256		Applicable to SPI & I ² C Only. Define how many data
[9:0]		REG_6[1:0],	bytes inserted to RX-FIFO before the interrupt
		REG_5[7:0]	raise. Indicate the ECU to start reading the
			received frame. See Example 1 in 0
Tx-FIFO-almost-	1012	REG_3D[1:0],	Applicable to all protocols. Indicates the ECU to
full[9:0]		REG_3C[7:0]	stop transferring data to the DCB1M before TX-
			FIFO overflow may occur. See Example 2 - Tx-FIFO-
			almost-full threshold setting 0
Tx-FIFO-almost-	12	REG_3E[5:0],	Applicable to SPI & I ² C Only. Allow user to re-start
empty [9:0]		REG_3D[7:4]	data transfer to the TX-FIFO safely, until Tx-FIFO-
			almost-full event. See Example 3 in 0

Table 5 - FIFOs Interrupts threshold control

Example 1 - Rx-FIFO-not-empty threshold setting

Configuration *Rx-FIFO-not-empty* threshold to 0x384, results in interrupt triggering when there are at least 900 data bytes are stored in Rx-FIFO:

REG_6 = 0x03 REG_5 = 0x84

Example 2 - Tx-FIFO-almost-full threshold setting

The *Tx-FIFO-almost-full* interrupts indicate when the ECU transmitter needs to pause any data transfer to prevent Tx-FIFO overflow event.

In general, in the case of interrupt event on *Tx-FIFO-almost-full*, data transfer should be paused until the interrupt on *Tx-FIFO-almost-empty* is received.

It is recommended to configure the *TX-FIFO*_{almost_full_thrs} as given in Definition of equation (1).

Definition of equation
$$TX-FIFO_{almost_full_thrs} = \left(\frac{1024}{bytes \ per \ frame+2}\right) * \ bytes \ per \ frame$$

EXAMPLE A ECU sends 30 data bytes in each frame:

 $TX-FIFO_{almost_full_thrs} = \left(\frac{1024}{30+2}\right) * 30 = 960$

EXAMPLE B ECU sends 500 data bytes per frame: TX-FIFO_{almost_full_thrs} = $\left(\frac{1024}{500+2}\right) * 500 = 1019.9 = 1019$

Example 3 - Tx-FIFO-almost-empty threshold setting

The *Tx-FIFO-almost-empty* interrupts indicate when the ECU transmitter can re-start it byte transfer after the transmission paused due to *Tx-FIFO-almost-full* previous event.

It is recommended to configure the *TX-FIFO*_{almost_empty_thrs} as given in Definition of equation(2).

Definition of equation

TX-FIFO_{almost_empty_thrs} = TX-FIFO_{almost_full_thrs} - Bytes per frame

With EXAMPLE A:

TX- $FIFO_{almost_empty_thrs} = 960 - 30 = 930$

With EXAMPLE B:

TX- $FIFO_{almost_empty_thrs} = 1019 - 500 = 519$

For more details, please refer the RTR/INT handling in each one of the protocol's sections.

3.2.3.2 FIFOs reset control (Soft-Reset event)

ECU may reset the TX-FIFO and RX-FIFO stored data by activating a DCB1M Soft-reset event.

Using **UART** interface, a *Soft-reset* is activated while the HDC pin 6 is low.

Using **SPI & I²C** interfaces, a *Soft-reset* is activated while performing a WRITE-REG command to REG_2¹. During *Soft-reset*, the DCB1M performs only write and read to/from DCB1M control registers. Neither transmission nor reception to/from the powerline is available. The TX-FIFO and RX-FIFO are kept in reset.

¹ It is recommended to always configure REG_2 last during DCB1M configuration routine by user (if configuration is required).

3.3 Carrier frequency configuration

User can define carrier frequency from 5MHz to 30MHz with spacing of 100 kHz (Total of 251 selectable carriers). The active carrier frequency selection is made by configuring REG_2 (see 5.3). Upon completion of configuration, the DCB1M will update its operating carrier frequency within 1msec. During this 1msec period, the DCB1M is kept in Soft-reset and will not communicate with its ECU nor detect new frames (messages) from the powerline.

When setting multiple DCB1M networks to operate over single powerline, it is recommended to select carrier frequencies spaced more than 1.5MHz from each other.

The carrier-selected value is calculated the as given in Definition of equation (3).

REG_2 = (Carrier Freq. [MHz] - 5) * 10

EXAMPLE 1

Definition of equation

When setting the frequency to 14.1MHz:
 REG_2 = (14.1 - 5) * 10 = 0x5B

EXAMPLE 2

When Setting to 5MHz:
 REG_2 = (5 - 5) * 10 = 0x00

3.3.1 Pins 12-13 IO function control

The DCB1M pins 13 and 12 have several configurable functionalities, as describes in Table 6 and Table 7.

- > CODE_SEL0 and CODE_SEL1 digital inputs, for codec selecting in UART only.
- > EN_TX digital input enables manual transmission over the powerline (see section 3.4).

(1)

(2)

(3)

- INTERF digital output high while an interference signal is being detected in the operating carrier frequency.
- BUS_BUSY digital output, high when DCB1M is transmitting over the powerline or during reception from the powerline. This function can be used to monitor the status of the powerline channel and act accordingly (wait for completion of reception and transmission).

REG_3[5:4]	Pin 13 Function	Pin 13 Type	Pin 12 Function	Pin 12 Type
'00' (Default)	CODE_SEL0	Input	CODE_SEL1	Input
'01'	EN_TX	Input	BUS_BUSY	Output
'10'	INTERF	Output		
'11'	Not Va	alid	Not Va	alid

Table 6 - UART Interface pins functionality

Table 7 - SPI & I²C Interface pins functionality

REG_3[5:4]	Pin 13 Function	Pin 13 Type	Pin 12 Function	Pin 12 Type
'00' (Default), '01'	EN_TX	Input	BUS_BUSY	Output
'10'	INTERF	Output		
'11'	Not Va	alid	Not Va	alid

3.3.2 TXO output level and drive control

The TXO pin output level and drive capability to the powerline is controlled by REG_1[3], as described in Table 8.

Table 8 - TXO signal level							
TXON State	TX level [V-p-p]						
High	'0'	1					
	'1' (Default)	2					
Low (Rx)		High Z					

Setting the TXO output drive capability is made by configuring REG_1[0], as described in Table 9.

Table 9- TXO output drive control

TXON State	REG_1[0]	Output drive [A]	Impedance [Ω]
High	'0' (Default)	33mA	18 ¹
	'1'	66mA	
Low (Rx)		Disabled	200k ²

¹Series output impedance

²Input impedance referenced to VREF

3.4 *TX-Trigger* mode

As explained in section 3.1.2, in TX Normal mode, as soon as the TX-FIFO filled with data byte, a powerline frame transmission begins. The *TX-Trigger* mode disables the auto frame transmission. ECU can manually <u>start</u> a frame transmission over the powerline.

The *TX-Trigger* mode is enabled by setting <u>REG_0[5]</u>, along with setting pin 13 to EN_TX and pin 12 to BUS_BUSY functionality (see section 3.3.1).

3.4.1 TX-Trigger mode - UART interface handling

When TX trigger mode enabled, each data byte transferred from ECU to the TX-FIFO. The DCB1M will not start automatically a frame transmission over the powerline. To start the frame transmission, ECU shall toggle the EN_TX pin high for at least 100nsec and then pull it low. The new frame transmission starts and will automatically end when TX-FIFO is empty and ECU finish data bytes transfers.

3.4.2 TX-Trigger mode - SPI & I²C interface handling

When TX trigger mode enabled, each data byte transferred from ECU is stored in the TX-FIFO. The DCB1M will not start automatically a frame transmission over the powerline. To start a powerline frame transmission, ECU shall toggle the EN_TX pin high for at least 100nsec and then pull it low.

The new frame transmission starts and will automatically end at the first *FRAME-END* command extracted from TX_FIFO. It means that user may insert multiple frames into the TX-FIFO by sending TX-DATA command, followed by frame data bytes, followed by *FRAME-END* command, multiple times. Each one of the frames is transmitted separately according to EN_TX toggle event.

	ECU bytes transfer	Frame	Comment				
1.	TX-DATA command	Α	<i>start-of-frame byte</i> of Frame A				
2.	Data byte 0x44		Frame A first data byte				
3.	Data byte 0x10		Frame A second data byte				
4.	FRAME-END command		end-of-frame byte of Frame A				
5.	TX-DATA command	В	<i>start-of-frame byte</i> of Frame B				
6.	Data byte 0x33		Frame B only data byte				
7.	FRAME-END command		end-of-frame byte of Frame B				

For example, SPI ECU transfer the following sequence of 2 frames as described in Table 10.

At this point, the TX-FIFO holds two separates frame, frame A contains two data bytes (0x44 and 0x10), and frame B contains one data byte (0x33).

At the first EX_TX toggle, frame A is transmitted. With the second EN_TX toggle, frame B is transmitted.

In general, user may use the BUS_BUSY pin for indication whether the DC-BUS is idle in order to start a new frame transmission.

Figure 10 depicts a *TX-Trigger* network example. In this example, one DCB1M network contains five nodes (Assigned with ID 0 to 4). A master node (ID0) transmits a broadcast information request to all four nodes. All other DCB1M nodes will decode the message whereas only node ID1 shall respond first. During node ID0 response frame, the rest of the nodes can gather their information and transfer it to their DCB1M TX-FIFO. After node ID0 competed its response frame, the BUS_BUSY pin will go low, then node ID2 can trigger its stored frame, then node ID3 can trigger its frame, and so on.



Figure 10 - TX-Trigger example

3.5 Carrier Sense mode (CS)

The Carrier Sense (CS) allows the DCB1M to sense the powerline before starting transmission. It prevents interfering to other DCB1M node's transmission. In this mode, the DCB1M check if the DC-BUS (powerline channel) is idle or if there is currently an ongoing frame transmission. When CS is enabled and the ECU starts to transfer data bytes to the DCB1M, the device will start transmission only if the DC-BUS is idle. If the DC-BUS is not idle, the device will wait until the DC-BUS idle again and only then, the transmission will start. To enable the CS mode, set REG_0[3] to high (Default CS is disabled).

3.6 Arbitration mode (ARB)

The Arbitration mode is used to prioritize messages over powerline in multiple Master network topology. If two or more devices try to gain access to the DC-BUS at the same time, the arbitration mechanism is used to allow the message with higher priority (lower arbitration ID) to gain access and transmit its message over the DC-BUS. When Arbitration mode enabled, the message will begin with a carrier sense period followed by the arbitration sequence. If the arbitration has passed successfully then the DCB1M will proceed with data frame transmission, else, the DCB1M will abort the transmission and will wait for the received message from other DCB1M to finish before automatically try to retransmit. The total arbitration period is 105usec. The arbitration ID is user defined by configuring the *Arbitration ID*[10:0] stored in <u>REG 7</u> and <u>REG 8</u>.

To enable the Arbitration mode, set <u>REG_0[4]</u> high (Default ARB is disabled).

3.7 DCB1M UUID

Each DCB1M device is hard-coded with 48 bit universally unique identifier (UUID[47:0]). The UUID is stored in REG_59 to REG_5E, and can be retrieved using the READ-REG commands (see 5.14 to 5.19).

4. Power operation modes

The DCB1M has three power operation modes; Normal, Standby and Sleep.

4.1 Normal mode

In Normal mode, the DCB1M is either in RX mode, listening for a powerline message, or in TX mode, transmitting a message over the powerline.

4.2 Standby mode

The DCB1M enters Standby mode upon wake-up from Sleep mode, while NSLEEP pin is still low. The DCB1M is kept in *Soft-reset*, whereas communication with the ECU is suspended until NSLEEP pin set High.

4.3 Sleep modes (power-saving)

The DCB1M has four Sleep modes for best power consumption/performance during Sleep. During this mode, only small amount of hardware is operational mainly to detect wake-up messages (*WUM*) from the powerline and returning to Normal mode operation.

Table 11 describes the DCB1M sleep modes.

Sleep mode	Description	Power	Performance
		consumption	
Enhanced sleep	The device wakes-up every 32ms to	Low	Wake-up detection with-in
(SLP1)	sense the powerline for WUM detection.		64mSec. Best detection in
			noisy environment.
Fast wake-up	The device continuously monitors the	Medium	Fast wake-up detection with-
(SLP2)	powerline for WUM detection.		in 250uSec.
Very low-power	The device wakes-up every 32ms to	Very low	Wake-up Detection with-in
(SLP3)	sense the powerline for WUM detection.		64mSec.
Deep Sleep	The device does NOT wake-up to sense	Lowest	No bus wake-up detection.
(SLP4)	for bus activity, staying in deep sleep.		
	Wake-up only locally by the ECU.		

Table 11 - Sleep modes description

The Sleep modes uses four interface pin as described in Table 12.

Table 12- Sleep interface pins

NSLEEP	Digital	High - Normal mode is active.
	input	Low - Sleep /Standby mode is active.
INH	Digital	Output indication to Inhibit ECU.
	output	High - Normal mode is active.
		Low - Sleep mode is active.
HDO	Digital	Normal mode - data output to ECU.
	output	Sleep/Standby mode - asserted low while wake-up message is being detected/transmitted
		over the powerline.
HDC	Digital	Normal mode - ECU Command mode / chip select.
	input	Sleep mode - ECU wakes-up the DCB1M locally by toggling the HDC high-low-high. The
		DCB1M then exit the Sleep mode to Standby mode (NSLEEP still asserted low), or Normal
		mode (NSLEEP is high).

4.3.1 Wake-up message (WUM)

When *Auto-WUM* is enabled (REG[3]='1'), upon rise of NSLEEP pin, the DCB1M transmits a broadcast *WUM* over the powerline, to wake-up all network connected devices.

ECU can configure the length of the WUM as described Table 13.

REG_3[2]	REG_3[2] Wake-up message length					
0	SLP2 - 250usec / SLP1, SLP3 - 75msec					
1	SLP2 - 1.5msec / SLP1, SLP3 - 150msec					

Wake up mossage length configuratio

During WUM transmission, the HDO pin is asserted low until WUM transmission is completed, indicating to the ECU the wake-up process status. ECU shall wait for the HDO rise, before initiating new bytes transfer.

4.3.2 Entering Sleep mode

During Sleep mode, the device is kept in Soft-reset state and will not transfer data bytes from the ECU nor receive data frames from the powerline. When the device enters Sleep mode, the INH pin is asserted low. There are two ways to enter Sleep mode;

4.3.2.1 Enter Sleep by NSLEEP

By asserting the NSLEEP pin low, the DCB1M will enter Sleep mode.

4.3.2.2 Enter Sleep by register setting

By setting REG 3/7] high, the DCB1M will enter Sleep mode, and reset automatically REG 3/7] to low.

4.3.3 **Exiting Sleep mode**

There are three ways to exit Sleep mode. When exiting Sleep mode, the INH pin is raised and the device switches to Standby or Normal mode.

4.3.3.1 Exit Sleep by WUM detection

Upon detection of a WUM, the device immediately exits Sleep mode, INH pin rises and device enters Standby mode.

In case NSLEEP pin is low, the device remains in Standby mode, where the device is kept in Soft-reset.

In case NSLEEP pin is high, the device immediately switches to Normal mode.

During WUM reception, the HDO pin is asserted low until WUM reception is completed, indicating the ECU on the wake-up process status. ECU shall wait for HDO to rise, before initiating new bytes transfer.

4.3.3.2 Exit sleep by NSLEEP pin

Upon detection of NSLEEP pin rise, the device immediately exits Sleep mode, INH pin rises, and enters Normal mode. When Auto-WUM enabled, a WUM is transmitted over the powerline (see 4.3.1).

4.3.3.3 Exit Sleep by toggling HDC

Upon detection of HDC pin toggle high-low-high, the device immediately exits Sleep mode, INH pin rises and enters Standby mode.

In case NSLEEP pin is still low, the device remains in Standby mode, where the device is kept in Soft-reset.

In case NSLEEP pin is high, the device immediately switches to Normal mode.

In this case, the WUM will NOT be transmitted over the powerline.

ECU shall use the HDC pin to exit Sleep mode, when the NSLEEP pin is not connected.

Sleep modes description 4.3.4

ECU can select between four Sleep modes (see 5.4).

4.3.4.1 Enhanced Sleep mode (SLP1)

By setting REG 3(1:0) = '00', the enhanced Sleep mode (SLP1) is selected.

When enteringSLP1, the device wakes-up every 32ms periodically to monitor (sense period) for activity on the powerline. If a WUM is detected, the device exit Sleep modes as described in section 4.3.3.1, otherwise the device return to Sleep mode until next sense period, and so on...

4.3.4.2 Fast wake-up Sleep mode (SLP2)

By setting REG 3[1:0] = '01', the Fast wake-up Sleep mode (SLP2) is selected. The device continuously monitor the powerline for WUM detection. It allows fast WUM detection within 250usec.When WUM is detected, the device exit Sleep mode as described in section 4.3.3.1.

4.3.4.3 Very low-power Sleep mode (SLP3)

By setting $\text{REG}_3[1:0] = '10'$, the Very low-power mode (*SLP3*) is selected. The device wakes-up every 32msec periodically to monitor (sense period) for activity on the powerline. If a WUM is detected, the device exit Sleep modes as described in section 4.3.3.1, otherwise the device return to Sleep mode until next sense period.

4.3.4.4 Deep Sleep mode (*SLP4*)

By setting $\text{REG}_3[1:0] = '11'$, the Deep Sleep mode (*SLP4*) is selected. The device will NOT wake-up to monitor (sense) the powerline for activity, rather than stay in deep sleep, whereas all its analog resources are shut down to maintain the lowest power consumption.

The device can exit Deep Sleep mode locally only, either by the NSLEEP or by HDC pins (see 4.3.3.2 and 4.3.3.3).

4.3.5 Sleep modes Examples

4.3.5.1 Sleep Example 1 - Enter by NSLEEP, Exit Sleep mode by *NSLEEP & WUM*

Figure 11 depicts entering sleep by NSLEEP and exit sleep by NSLEEP pin (Node A) and WUM detection (Node B). In this example, the ECU wakes-up device Node A by raising the NSLEEP pin. Upon pull-up the NSLEEP pin, the INH pin is raised and a WUM is transmitted over powerline (*Auto-WUM* is enabled) to wake-up Node B.

While transmitting the WUM, device Node A asserts HDO pin low. After completion of WUM transmission, the HDO is raised again (can be used as signal/interrupt to ECU). At Node B side, during its sensing period (e.g. *SLP1)*, the WUM is detected, and the INH rises while switching to Standby mode. Node B HDO pin is asserted low for the reaming duration of WUM reception. Then, ECU Node B raises the NSLEEP pin, and the device switches to Normal mode.



Figure 11 - Enter sleep by NSLEEP, Exit sleep by NSLEEP & WUM

4.3.5.1 Sleep Example 2 - Enter sleep by control register bit, exit sleep by HDC Figure 12 depicts entering sleep by setting REG_3[7] high, and exiting Sleep mode by toggling the HDC pin. In this example, ECU configured REG_3[7] high using Command mode (UART interface), the device enters Sleep mode and INH pin drops. After a while, ECU toggle HDC pin low to high, and the device exits Sleep mode without transmitting the WUM, raising the INH pin and switching to Normal mode again.



Figure 12 - Enter sleep by control register bit, Exit sleep by HDC

5. DCB1M Registers

The DCB1M contains internal registers for configuration and status check. Each of these registers is accessible by the ECU for *Read* and *Write* operations. The access to these registers is different for each interface protocol and described in the protocol interfaces sections. This section elaborates on the registers and their default values after power-up/reset. In addition, a read-only byte containing the Interrupt status can be fetched with SPI and I^2C interfaces.

Register name	Addr.	Description
REG_0 - 'Device Control 0'	0x00	Codec selection, Loopback, Arbitration, Carrier sense
REG_1 - 'Device Control 1'	0x01	Transmit level control
REG_2 - 'Frequency Select'	0x02	Carrier frequency selection
Reg_3 - 'Sleep & IO Control'	0x03	Sleep modes and IO pins
REG_4 - 'Interrupts Enable'	0x04	Enable Interrupts control
REG_5 - 'Interrupt RX-FIFO Threshold 1'	0x05	RX-FIFO not empty threshold lower nibble
REG_6 - 'Interrupt RX-FIFO Threshold 2',	0x06	RX-FIFO not empty threshold higher nobble, device errors
Device error status		status
REG_3C - 'Interrupt TX-FIFO Thresholds 1'	0x3C	Tx-FIFO almost full threshold lower nibble
REG_3D - 'Interrupt TX-FIFO Thresholds 2'	0x3D	Tx-FIFO almost full threshold higher nibble, Tx-FIFO almost
		empty threshold lower nibble
REG_3E - 'Interrupt TX-FIFO Thresholds 3'	0x3E	FIFO almost empty threshold high nibble
REG_7 - 'Arbitration ID 1'	0x07	Arbitration Id low nibble
REG_8 - 'Arbitration ID 2'	0x08	Arbitration Id higher nibble
Status Interrupt byte		Interrupts status (Accessible by READ-INT command during
		<i>TX-DATA</i> routine, SPI, I ² C only).
REG_59 - DCB1M UUID[47:40]	0x59	Read only - UUID[47:40]
REG_5A - DCB1M UUID[39:32]	0x5A	Read only - UUID[39:32]
REG_5B - DCB1M UUID[31:24]	0x5B	Read only - UUID[31:24]
REG_5C - DCB1M UUID[23:16]	0x5C	Read only - UUID[23:16]
REG_5D - DCB1M UUID[15:8]	0x5D	Read only - UUID[15:8]
REG_5E - DCB1M UUID[7:0]	0x5E	Read only - UUID[7:0]

Table 14 - Registers summary table

5.1 REG_0 - 'Device Control 0' (Address 0x00)

••••								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
R	R/W [1]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [1]	R/W [1]	
		Enable Tx	Enable	Enable carrier				
Reserved nLoopBack trigger mode arbitration sense 0 Codec_Sel[1] Codec_Sel[0]								
Bit [1:0] - 0	Bit [1:0] - Codec Select - Selects the coding strength of the transmitted message (UART only)							

Bit [2] - '0'

Bit [3] - Enable Carrier Sense mode (see section 3.5).

Bit [4] - Enable Arbitration mode (see section 3.6).

Bit [5] - Enable TX trigger mode (see section 3.4).

Bit [6] - 'nLoopBack' -Set this bit to disables loopback between HDI to HDO (UART only)

Bit [7] - Reserved

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.2 REG_1 - 'Device Control 1' (Address 0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
[1]	[1]	[1]	[1]	R/W [1]	[0]	[0]	R/W [0]
							Enable TXO
1	1	1	1	TX signal level	0	0	high power
Bit [0]	- Enable TXO TXO drive of	high power. Se 33mA (see sect	et this bit to er ion Table 9).	nable maximal T	XO drive of 66	mA, clear this	bit for maximal
Bit [1] Bit [2] Bit [3] Bit [7:4]	- '0' - '0' - TX signal le - '1111'	vel control at T)	(O pin: '0' = 1)	Vpp, '1'- 2Vpp (s	ee section 0).		

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.3 REG_2 - 'Frequency Select' (Address 0x02)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
R/W [0]	R/W [1]	R/W [0]	R/W [1]	R/W [0]	R/W [0]	R/W [0]	R/W [0]
Carrier Frequency Configuration							

Bits [7:0] - Carrier Frequency configuration from in-band. Default configuration is 13MHz (See section 3.3 - Carrier frequency configuration).

5.4 REG_3 - 'Sleep & IO Control' (Address 0x03)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W [0]	[0]	R/W [0]	R/W [0]	R/W [1]	R/W [1]	R/W [0]	R/W [0]
Enter Sleep	0	pin 12 and pin 13	functional	Auto WUM	Long WUM	Sleep	modes
mode		selection	I			seleo	tion
Bit [1:0]	- '00' - Enhand	ed Sleep mode [SLP1],	'01' -Fast wak	e-up Sleep m	ode[<i>SLP2</i>], '10	' - Very low-	power sleep
	mode [<i>SLP3</i>],	'11' - Deep Sleep mode	[SLP4] (see se	ection4.3).			
Bit [2]	- Control pow	erline wake-up messag	e duration (se	e Table 13).			
Bit [3]	-Auto wake-u	p message (WUM): '0'	disables transr	nission of WU	M after wakeı	ip from NSLE	EP pin.
Bits [5:4]	- Device pin 12	2 and pin 13 functional	selection (see	section 3.3.1)			
Bit [6]	- '0'						
Bit [7]	- Enter Sleep	mode reg. Instead of e	ntering Sleep	mode through	the NSLEEP p	oin, user can	activate the
	Sleep mode so	elected in bits [1:0], by	<pre>/ setting bit[7]</pre>	. After enterir	ng Sleep mode	e, bit [7] is a	utomatically
	cleared to '0'.						

<u>*R*</u> - Readable bit, *W* - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.5 REG_4 - 'Interrupts Enable (Address 0x04) (SPI & I²C Only)

	_		/ \				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W/R[1]	R/W [0]	R/W [1]	R/W [1]	R/W [1]	R/W [1]	R/W [1]	R/W [1]
			SPI & I ² C Inter	rupts Enable [7	7:0]		

'1' -Interrupt bit is enabled. **'0'** -Interrupt bit is disabled.

Bit [0] - *Tx-FIFO*-almost-full enable bit

Bit [1] - Tx-FIFO-almost-empty enable bit

Bit [2] - Rx-frame-end enable bit – Must share the same state as Bit [5] (enabled or disabled).

Bit [3] - *Rx-FIFO*-not-empty enable bit

Bit [4] - *Rx-FIFO*-empty enable bit

Bit [5] - End-of-frame (EOF) enable bit – Must share the same state as Bit [2] (enabled or disabled).

- Bit [6] Empty-frame enable bit (Default disabled)
- Bit [7] Error-flag enable bit

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.6 REG_5 - 'Interrupt RX-FIFO Threshold 1' (Address 0x05) (SPI & I²C Only)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W/R[0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]
			Rx-FIFO-not-en	npty [7:0] thres	hold		

Bits [7:0] - *Rx-FIFO-not-empty*[7:0], eight LSB of *Rx-FIFO-not-empty* [9:0] threshold bits[9:8] are configured in Interrupt Control 2[1:0].

Rx-FIFO-not-empty [9:0] threshold - default set to 256 data bytes

5.7 REG_6 - 'Interrupt RX-FIFO Threshold 2' and Error status (Address 0x06)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	R	R	R	[0]	[0]	R/W [0]	R/W [1]
						Rx-FIFO-not-	empty[9:8]
	DCB1M Err	or indication		0	0	threst	hold

Bits [1:0] - *Rx-FIFO-not-empty* [9:8], *Two MSB of Rx-FIFO-not-empty* [9:0] threshold (SPI & I²C Only) Bits [3:2] -'00'. Bits [7:4] -DCB1M Error status indication: (In SPI & I²C, these bits are fetched using the *READ-ERR* command). Bit[4] - Reserved

Bit[5] - *Rx-FIFO* overflow error indication.

Bit[6] - *Tx-FIFO* overflow error indication.

Bit[7] -Invalid command error in SPI / I²C interfaces.

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.8 Status interrupt byte (Accessed only in SPI& I²C, through READ-INT command)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
R	R	R	R	R	R	R	R
Error-flag	Empty-	EOF	Rx-FIFO-	Rx-FIFO-	Rx-frame-	Tx-FIFO-	Tx-FIFO -
	frame		empty	not-empty	end	almost-empty	almost-full
R - Readabl	e bit.	W - Writeable	bit [x	l - Value on po	wer up. '1' - b	it is set: 'O' - bit	is cleared

This register is accessed only in SPI& I²C via *READ-INT* command, see section 7.4 or 8.3.

5.9 REG_3C - 'Interrupt TX-FIFO Thresholds1' (Address 0x3C) (SPI & I²C Only)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
W/R[1]	R/W [1]	R/W [1]	R/W [1]	R/W [0]	R/W [1]	R/W [0]	R/W [0]
		-	Tx-FIFO-almost	-full [7:0]thres	hold		
bit[7:0]	- Tx-FIF	O-almost-full [7:0] threshold	- eight LSB of 7	x-FIFO-almost	<i>-full</i> [9:0] thres	hold.
bit[9:8]	- are co	nfigured in Int	errupt TX-FIFO	Threshold 2 re	egister[1:0].		
	The def	ault value is se	t to 1012 data	bytes.			

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.10 REG_3D - 'Interrupt TX-FIFO Thresholds2' (Address 0x3D) (SPI & I²C Only)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W/R[1]	R/W [1]	R/W [0]	R/W [0]	[0]	[0]	R/W [1]	R/W [1]
						Tx-FIFO-alm	ost-full [9:8]
Tx-	FIFO-almost-e	mpty[3:0] thre	shold	0	0	three	shold

bit[1:0]	- Tx-FIFO-almost-full [9:8] threshold –Two MSB of Tx-FIFO-almost-full [9:0] threshold
----------	---

bit[3:2] - '00'.

<u>R - Readable bit,</u> W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.11 REG_3E - 'Interrupt TX-FIFO Thresholds 3' (Address 0x3E) (SPI & I²C Only)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
[0]	[0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]
0	0		Tx-	-FIFO-almost-e	mpty[9:4] thre	shold	
bit[5:0]	- Tx-FIFO-a	almost-empt	ty[9:4] thresho	<i>ld</i> - Six MSB of	Tx-FIFO-almos	t-empty[9:0] t	hreshold

bit[7:6] - '00'.

<u>*R* - Readable bit,</u> <u>*W* - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared 5.12 BEG 7 - 'Arbitration ID 1' (Address 0x07)</u>

5.12 KI	G_7 - Arbitra	LION ID I (AUG	ress uxu7)				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]	R/W [0]
			Arbitrat	tion ID [7:0]			

Bits [7:0] - Arbitration ID [7:0] - Eight LSB of - Arbitration ID[10:0]. See section 3.6

<u>R</u> - Readable bit, W - Writeable bit [x] - Value on power up. '1' - bit is set; '0' - bit is cleared

5.13 REG_8 - 'Arbitration ID 2' (Address 0x08)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
[0]	[0]	[0]	[0]	[0]	R/W [0]	R/W [0]	R/W [0]
0	0	0	0	0	Ark	oitration ID [10):8]

bit[7:4]- Tx-FIFO-almost-empty [3:0] threshold - four LSB of Tx-FIFO-almost-empty [9:0] threshold.Bits [9:4] are configured in Interrupt TX-FIFO Threshold 3 register [5:0].Default threshold set to 12 bytes.

- пециир	le bit,	W - Writeab	le bit	[x] - Value on po	wer up. '1' - b	it is set; 'O' - bi	it is cleared
			e =e)				
5.14 RE	3_59 - UUIL	0[47:40] (Addre	ess 0x59)	511.0	21.2	D 114	21.0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ĸ	ĸ	ĸ	К		ĸ	К	К
0;+c [7:0] I			0	010[47:40]			
$\frac{1}{2} = \frac{1}{2} $	lo bit	W - Writeak	le hit	[v] - Value on no	warup $(1)' = h$	it is set: '0' - hi	it is cleared
- Neuuub		vv - vviiteat			werup. 1 - b		
.15 RE	G 5A – UUIC	0[39:32] (Addre	ess 0x5A)				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	R	R	R	R	R	R	R
			U	UID[39:32]			•
its [7:0] - L	UID[39:32]						
- Readab	le bit,	W - Writeab	le bit	[x] - Value on po	ower up. '1' - b	it is set; 'O' - bi	it is cleared
5.16 RE	<u>5_58 – UUIC</u>	0[31:24] (Addre	ess 0x5B)				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	R	R	К		R	R	R
	112121		U	UID[31:24]			
SITS 7:01 - L	UID[31:24]						
D Doodah	la hit	M/ Mritoch	la hit	[v] Value on no	worup (1) h	it is set: '0' h	it is cloara
R - Readab	le bit,	W - Writeab	le bit	[x] - Value on po	ower up. '1' - b	it is set; 'O' - bi	it is cleared
<u>- Readab</u>	le bit, G 5C – UUIC	<u>W - Writeab</u>	ele bit	[x] - Value on po	ower up. '1' - b	it is set; 'O' - bi	it is cleared
.17 REG	le bit, G_5C – UUIC Bit 6	<u>W - Writeab</u> D[23:16] (Addre Bit 5	ess 0x5C) Bit 4	[x] - Value on po	bwer up. '1' - b Bit 2	<i>it is set; '0' - bi</i> Bit 1	i <u>t is clearea</u> Bit 0
<u>- Readab</u> 5.17 RE Bit 7 R	le bit, G_5C – UUIC Bit 6 R	W - Writeab [23:16] (Addre Bit 5 R	ess 0x5C) Bit 4 R	[x] - Value on po Bit 3	<i>wer up. '1' - b</i> Bit 2 R	<u>it is set; 'O' - bi</u> Bit 1 R	it is cleared Bit 0 R
Bit 7 R	le bit, G_5C – UUID Bit 6 R	W - Writeab [23:16] (Addre Bit 5 R	ele bit ess 0x5C) Bit 4 R U	[x] - Value on po Bit 3 R UID[23:16]	<i>wer up. '1' - b</i> Bit 2 R	<u>it is set; 'O' - bi</u> Bit 1 R	it is cleared Bit 0 R
6.17 RE Bit 7 R Bits [7:0] - U	le bit, G_5C – UUIC Bit 6 R IUID[23:16]	W - Writeab 9[23:16] (Addre Bit 5 R	ele bit ess 0x5C) Bit 4 R U	[x] - Value on po Bit 3 R UID[23:16]	<i>wer up. '1' - b</i> Bit 2 R	<u>it is set; 'O' - bi</u> Bit 1 R	it is cleared Bit 0 R
6.17 RE Bit 7 R Bits [7:0] - U R - Readab	le bit, G_5C – UUIC Bit 6 R IUID[23:16] le bit,	W - Writeab [23:16] (Addre Bit 5 R W - Writeab	e <mark>ss 0x5C)</mark> Bit 4 R U	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po	<i>wer up. '1' - b</i> Bit 2 R <i>wer up. '1' - b</i>	it is set; 'O' - bi Bit 1 R it is set; 'O' - bi	it is cleared Bit 0 R it is cleared
Bit 7 R Bit 7 R Bits [7:0] - U R	le bit, G_5C – UUID Bit 6 R UUID[23:16] le bit,	W - Writeab D[23:16] (Addre Bit 5 R W - Writeab	ess 0x5C) Bit 4 R U	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po	bwer up. '1' - b Bit 2 R bwer up. '1' - b	it is set; 'O' - bi Bit 1 R it is set; 'O' - bi	it is cleared Bit 0 R it is cleared
Readab Bit 7 Bit 7 R Bits [7:0] - U R Readab	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC	<u>W - Writeab</u> [23:16] (Addre Bit 5 R <u>W - Writeab</u> [15:8] (Addres	<u>le bit</u> ss 0x5C) Bit 4 R U ule bit ss 0x5D)	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po	ower up. '1' - b Bit 2 R ower up. '1' - b	it is set; 'O' - bi Bit 1 R it is set; 'O' - bi	it is cleared Bit 0 R it is cleared
- Readab 6.17 RE0 Bit 7 R Bits [7:0] - L R - Readab R 6.18 RE0 Bit 7 Bit 7	le bit, G_5C – UUIC Bit 6 R IUID[23:16] le bit, G_5D – UUIC Bit 6	W - Writeab [23:16] (Addre Bit 5 R W - Writeab [15:8] (Addres Bit 5	ele bit ess 0x5C) Bit 4 R U U ele bit ss 0x5D) Bit 4	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po Bit 3	bwer up. '1' - b Bit 2 R bwer up. '1' - b Bit 2	it is set; 'O' - bi Bit 1 R it is set; 'O' - bi Bit 1	it is cleared Bit 0 R it is cleared Bit 0
3.17 RE0 Bit 7 R Bits [7:0] - U ? - Readab 3.18 RE0 Bit 7 R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC Bit 6 R	<u>W - Writeab</u> [23:16] (Addre Bit 5 R <u>W - Writeab</u> [15:8] (Addres Bit 5 R	ele bit Bit 4 R U U U U U D D D D D D D D D D D D D D	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po Bit 3 R	bwer up. '1' - b Bit 2 R bwer up. '1' - b Bit 2 R	<u>it is set; 'O' - bi</u> Bit 1 R it is set; 'O' - bi Bit 1 R	it is cleared Bit 0 R it is cleared Bit 0 R
R - Readab 6.17 RE0 Bit 7 R Bits [7:0] - U R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC Bit 6 R	<u>W - Writeab</u> D[23:16] (Addre Bit 5 R <u>W - Writeab</u> D[15:8] (Addres Bit 5 R	ele bit Bit 4 R U U U U U U U U U U U U U U U U U U	[x] - Value on point Bit 3 R UID[23:16] [x] - Value on point Bit 3 R JUID[15:8]	<u>bwer up. '1' - b</u> Bit 2 R bwer up. '1' - b Bit 2 R	<u>it is set; 'O' - bi</u> Bit 1 R <u>it is set; 'O' - bi</u> Bit 1 R	it is cleared Bit 0 R it is cleared Bit 0 R
R - Readab Bit 7 R Bits [7:0] - U R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC Bit 6 R UUID[15:8]	<u>W - Writeab</u> [23:16] (Addre Bit 5 R <u>W - Writeab</u> [15:8] (Addres Bit 5 R <u>W</u>	<u>le bit</u> ess 0x5C) Bit 4 R U bit 4 SS 0x5D) Bit 4 R U Lo bit	[x] - Value on point Bit 3 R UID[23:16] [x] - Value on point Bit 3 R JUID[15:8]	<u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R	<u>it is set; 'O' - bi</u> Bit 1 R <u>it is set; 'O' - bi</u> Bit 1 R	it is cleared Bit 0 R it is cleared Bit 0 R
R - Readab Bit 7 R Bit 7 R Bits [7:0] - U R Bits [7:0] - U R Bit 7 R Bits [7:0] - U R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC Bit 6 R UUID[15:8] le bit,	<u>W - Writeak</u> [23:16] (Addre Bit 5 R <u>W - Writeak</u> [15:8] (Addres Bit 5 R <u>W - Writeak</u>	ele bit Bit 4 R U U U U U D D D D D D D D D D D D D D	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po Bit 3 R JUID[15:8] [x] - Value on po	<u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> <u>Bit 2</u> <u>R</u> <u>wer up. '1' - b</u>	it is set; '0' - bi Bit 1 R it is set; '0' - bi Bit 1 R it is set; '0' - bi	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared
R - Readab 6.17 RE0 Bit 7 R Bits [7:0] - U - Readab 6.18 RE0 Bit 7 R Bits [7:0] - U R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] <i>le bit</i> , G_5D – UUIC Bit 6 R UUID[15:8] <i>le bit</i> , 3.5E – UUIC	<u>W - Writeab</u> p[23:16] (Addre Bit 5 R <u>W - Writeab</u> p[15:8] (Addres Bit 5 R <u>W - Writeab</u> p[15:0] (Address	<u>e bit</u> <u>Bit 4</u> <u>R</u> <u>U</u> <u>Bit 4</u> <u>S</u> <u>Bit 4</u> <u>R</u> <u>U</u> <u>Bit 4</u> <u>R</u> <u>U</u> <u>Bit 4</u> <u>R</u> <u>U</u>	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po Bit 3 R JUID[15:8] [x] - Value on po	<u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R	<u>it is set; 'O' - bi</u> Bit 1 R <u>it is set; 'O' - bi</u> Bit 1 R <u>it is set; 'O' - bi</u>	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared
Readab Bit 7 Bit 7 R Bits [7:0] - U Readab Sits [7:0] - U R Bit 7 Bit 7 Bit 7 R Bit 7 Bit 7	le bit, G_5C – UUIC Bit 6 R IUID[23:16] le bit, G_5D – UUIC Bit 6 R IUID[15:8] le bit, G_5E – UUIC Bit 6	<u>W - Writeak</u> [23:16] (Addre Bit 5 R <u>W - Writeak</u> [15:8] (Address Bit 5 R <u>W - Writeak</u> [7:0] (Address Bit 5	<u>le bit</u> <u>Bit 4</u> R U <u>le bit</u> S 0x5D) <u>Bit 4</u> <u>R</u> <u>U</u> <u>bit 4</u> <u>R</u> <u>U</u> <u>Bit 4</u> <u>R</u> <u>U</u> <u>Bit 4</u> <u>R</u> <u>U</u>	[x] - Value on point Bit 3 R UID[23:16] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3	<u>Bit 2</u> R <u>Bit 2</u> <u>R</u> <u>Bit 2</u> <u>R</u> <u>wer up. '1' - b</u> <u>Bit 2</u> <u>R</u>	<u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 <u>R</u> <u>it is set; '0' - bi</u>	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared
Readab Bit 7 Bit 7 R Bits [7:0] - L Readab Bits [7:0] - L Readab Bit 7 R Bits [7:0] - L Readab Bit 7 R Bit 7 R Bit 7 R	le bit, G_5C – UUIC Bit 6 R UUID[23:16] le bit, G_5D – UUIC Bit 6 R UUID[15:8] le bit, G_5E – UUIC Bit 6 R	W - Writeab P[23:16] (Address Bit 5 R W - Writeab P[15:8] (Address Bit 5 R W - Writeab P[15:8] (Address Bit 5 R P[7:0] (Address Bit 5 R	ele bit ess 0x5C) Bit 4 R U ele bit ss 0x5D) Bit 4 R U ele bit Ox5E) Bit 4 R	[x] - Value on po Bit 3 R UID[23:16] [x] - Value on po Bit 3 R JUID[15:8] [x] - Value on po Bit 3 R JUID[15:8] [x] - Value on po Bit 3 R JUID[15:8]	<u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R <u>wer up. '1' - b</u> <u>Bit 2</u> R	<u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared Bit 0 R
<i>- Readab</i> Bit 7 Bit 7 R Bits [7:0] - U <i>- Readab</i> S.18 Bit 7 R Bits [7:0] - U <i>- Readab</i> S.18 Bit 7 R S.18 Bit 7 R Bit 7 R Bit 7 R Bit 7 R S.19 Bit 7 R	le bit, G_5C – UUIC Bit 6 R IUID[23:16] le bit, G_5D – UUIC Bit 6 R IUID[15:8] le bit, G_5E – UUIC Bit 6 R	<u>W - Writeab</u> D[23:16] (Addres Bit 5 R <u>W - Writeab</u> D[15:8] (Addres Bit 5 R <u>W - Writeab</u> D[7:0] (Address Bit 5 R	ele bit Bit 4 R U U U U U U U U U D D D D D D D D D D	[x] - Value on por Bit 3 R UID[23:16] [x] - Value on por Bit 3 R JUID[15:8] [x] - Value on por Bit 3 R JUID[15:8] [x] - Value on por Bit 3 R UUD[15:0]	<u>Bit 2</u> R <u>Bit 2</u> R <u>wer up. '1' - b</u> <u>Bit 2</u> R <u>Bit 2</u> R <u>Bit 2</u> R	<u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R <u>Bit 1</u> R	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared Bit 0 R
Readab Bit 7 Bit 7 R Bits [7:0] - U Readab Sits [7:0] - U Readab Sits [7:0] - U Readab Sits [7:0] - U Readab Bit 7 R Bit 7 R <td>le bit, G_5C - UUIC Bit 6 R UID[23:16] le bit, G_5D - UUIC Bit 6 R UUID[15:8] le bit, G_5E - UUIC Bit 6 R UUID[7:0]</td> <td><u>W - Writeab</u> [23:16] (Addre Bit 5 R <u>W - Writeab</u> [15:8] (Address Bit 5 R <u>W - Writeab</u> [7:0] (Address Bit 5 R</td> <td>ele bit ess 0x5C) Bit 4 R U ele bit ss 0x5D) Bit 4 R U ele bit 0x5E) Bit 4 R</td> <td>[x] - Value on point Bit 3 R UID[23:16] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3 R UUID[15:0]</td> <td><u>Bit 2</u> R <u>wer up. '1' - b</u> Bit 2 R <u>wer up. '1' - b</u> Bit 2 R <u>Bit 2</u> R</td> <td><u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R</td> <td>it is cleared Bit 0 R it is cleared Bit 0 R it is cleared Bit 0 R</td>	le bit, G_5C - UUIC Bit 6 R UID[23:16] le bit, G_5D - UUIC Bit 6 R UUID[15:8] le bit, G_5E - UUIC Bit 6 R UUID[7:0]	<u>W - Writeab</u> [23:16] (Addre Bit 5 R <u>W - Writeab</u> [15:8] (Address Bit 5 R <u>W - Writeab</u> [7:0] (Address Bit 5 R	ele bit ess 0x5C) Bit 4 R U ele bit ss 0x5D) Bit 4 R U ele bit 0x5E) Bit 4 R	[x] - Value on point Bit 3 R UID[23:16] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3 R JUID[15:8] [x] - Value on point Bit 3 R UUID[15:0]	<u>Bit 2</u> R <u>wer up. '1' - b</u> Bit 2 R <u>wer up. '1' - b</u> Bit 2 R <u>Bit 2</u> R	<u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R <u>it is set; '0' - bi</u> Bit 1 R	it is cleared Bit 0 R it is cleared Bit 0 R it is cleared Bit 0 R

6. UART protocol interface

To set DCB1M to UART protocol interface, set IF_SEL[1:0] to '00' (See section 3.2).

6.1 Interfacing to UART ECU

The UART communication protocol uses four pins as described in Table 15.

Table 15- UART interface pins

HDI	Data Input from the ECU.	
HDC	Data/Command select input.	Shared function with HCS
	When pulled down, the DCB1M enters command mode,	

	enabling access to DCB1M Control registers.	
HDO	Data output to the ECU	
RTR	Ready to Receive output.	Used to control the data flow between
	indicating that the device is ready to receive new data	the ECU and the DCB1M. Shared function
	bytes non the eco (i.e. ix-riro is not full)	with him pin.

6.2 UART registers configuration (Command mode)

The Command mode allows the ECU to access the DCB1M internal registers for write and read operations. Enter the Command mode by lowering the HDC pin. When HDC pin is high, the device is in Normal mode. During Command mode, the DCB1M is in *Soft-reset* state, TX-FIFO and RX-FIFO are reset and all data in the FIFOs is erased, and the device cannot send or receive message to/from the powerline.

6.2.1 WRITE-REG command

Write register command consist of three bytes as described in Table 16.

Table 16 - WRITE-REG command structure

1 st Byte	2 nd Byte	3 rd Byte
0xF5	Control register address	Data to write

1st byte is the write command byte.

2nd byte is the designated control register address to write to.

3rd byte is the data byte value to write.

For example, *writing 0x34 to REG_3 (address 0x03) preformed as follows:*

1. Lower the HDC pin (Enter Command mode).

2. Wait at least 100nsec

3. Transfer 3 bytes: [0xF5][0x03][0x34]

4. The value 0x34 is written to REG_3.

5. Wait at least 100ns.

6. Raise the HDC pin (Exit Command mode to Normal mode).

6.2.2 READ-REG command

A READ-REG command consist of 2 bytes as described in Table 17.

Table 17 - READ-	REG command struc	ture

1 st Byte	2 nd Byte
0xFD	Control register address

1st byte is the Read command byte.

2nd byte is the designated register address to read from.

Following the second byte, the DCB1M outputs the register value to ECU.

For example, reading from REG_5 (address 0x05) is performed as follows:

1. Lower the HDC pin (Enter Command mode).

2. Wait at least 100nsec

3. Transfer 2 bytes: [0xFD][0x05]

4. Wait for the DCB1M to output the value of REG_5.

5. Wait at least 100ns.

6. Raise the HDC pin (Exit Command mode to Normal mode).

6.3 UART Bitrate configuration (Bitrate learning)

The default UART bitrate is set to 921.6Kbit/s.

The maximum UART bitrate allowed is 2Mbit/s.

The DCB1M will automatically learn the ECU UART bitrate <u>during *Command mode*</u> (see sections 6.2.1 and 6.2.2). Alternative way for bitrate learning is proposed when ECU does not enter the *Command mode* for register configuration;

- 1. Lower the HDC pin.
- 2. Wait for at least 200nsec.
- 3. Write single byte **0xF5**.
- 4. Wait at least 200nsec.
- 5. Raise the HDC pin.

The DCB1M will then learn the ECU bitrate during 0xF5 transfer on HDI pin.

6.4 UART Codec Select configuration

Refer to section **Codec selection 3.2.2.**

6.5 UART RTR pin handling

The Ready to Receive (RTR, pin 11) output allows the ECU to control its data bytes transfer to the DCB1M. When RTR is high, ECU can transfer bytes via HDI pin. When low, ECU should pause its data bytes transfer. The RTR output state is subject to two conditions:

- 1. **TX-FIFO overflow protection** In case the TX-FIFO is almost full (may overflow soon), the RTR will drop and remains low until TX-FIFO is not almost full. The default *Tx-FIFO-almost-full* threshold is 1012 data bytes. For more details, see section 3.2.3.1.
- Loopback enabled mode When loopback is enabled (HDI is loopback to the HDO), the priority is given to ECU transfers to TX-FIFO over bytes transfers from RX-FIFO to ECU.
 When ECU is not transferring data, the RTR will drop when at least one byte is waiting in the RX-FIFO to be transferred to the ECU. The RTR remains low until RX-FIFO is empty again.
 When ECU transfers data to the TX-FIFO, while there are awaiting data bytes in RX-FIFO, the DCB1M will notify the ECU to stop transferring data bytes by dropping the RTR signal. In this case, the RTR drops after ECU data byte transfer completion.

In high payload network, it is recommended to sample the RTR state prior to a new data byte transfer. See RTR handling example in 6.7.4.

6.6 UART interface typical set-up and operation

- 1. Set IF_SEL[1:0] pins to '00' (see section 3.2)
- 2. Interface HDI, HDO, and HDC pins.
- 3. Set pins 12, 13 according to the selected functionality (see section 3.3.1).
- 4. Set codec selection (see section 3.2.2).
- 5. Enable/disable loopback of HDI pin to HDO pin (see section 0 and pin 15 in section 2.4).
- 6. Select a carrier frequency (default 13MHz) (see section 3.3 Carrier frequency configuration).
- 7. In case steps 3 and 6 are not performed, use the Command mode to learn the ECU bitrate (see section 6.3).
- 8. Raise HDC to Normal mode.
- 9. Transmit data bytes via HDI pin to the powerline.
- 10. Receive data bytes from the powerline via HDO pin.

6.7 UART Examples

6.7.1 UART Example 1 - Typical communication flow

Figure 13 depicts a typical communication with enabled loopback. The first two bytes at the HDI pin are data bytes sent by the ECU and the last two bytes are received data bytes from the DC-BUS. The RTR (ready-to-receive) pin is dropped 1usec before the bytes received from the powerline are transferred to the ECU and raised again after completing the transfer to the ECU (see also section 6.7.4).

HDC																																											
HDI		B0 B1	1) B2	B3	B4	B 5) B6	6) B7	J		B) (B*) в	2) B3	B) B4	4) B	5) E	86) (B	B7																								-
HDO				HDI_k	oopbac	ck			J		Γ	Ċ.		HDI	loopb	ack			J		B	0) E	B1)	B2 (B3	B4	B5	B 6	B7]		B	31)	B2	B3	B4) B5	5) B	6) B	7			-
RTR													-	-																											Γ	-	-

Figure 13 - UART typical communication sequence

6.7.2 UART Example 2 - WRITE-REG command

Figure 14 depicts a *WRITE-REG* command sequence. First, the HDC is pulled low and the device enters the Command mode. The ECU sends the write command with 1^{st} byte of 0xF5, followed by the control register address byte (A[7:0]), and then data byte to be written (B[7:0]). After completing the write sequence, the HDC pin pulled high and the device returns to Normal mode.

HDC						
HDI		$ \square $		1	(A0)(A1)(A2)(A3)(A4)(A5)(A6)(A7)	<u></u>
HDI			Write_Commnad_0xF5	1	Control_Register_Address	Data_To_Write
HDO			HDI_loopback	L	HDI_loopback	HDI_loopback
RTR						

Figure 14- UART Write Register command sequence

6.7.3 UART Example 3 - READ-REG command

Figure 15 depicts a *READ-REG* command sequence. First, the HDC is pulled low and the device enters the Command mode. The user sends the read command with 1st byte of 0xFD, followed by the control register address byte (A[7:0]). Then the ECU receives the register internal value (B[7:0]). The HDC pulled back to high and the device returns to Normal mode.

HDC																										\int	-
HDI) (A1	1) A2	2 X A3) A4	(A5	A6) A7	/										
HDI		[Rea	d_Comr	mnad_0	xFD					Cont	rol_Re	gister	Addre	ess		/										
HDO		Γ		HDI_lo	opback				\int			HDI_	loopba	ack			/	<u>[</u>	30 (B	1 (B	2) B	3 (B	4 (B	5 (B	6 (B7		
RTR																											1

Figure 15 - UART Read Register command sequence

6.7.4 UART Example 4 – Using RTR (ready-to-receive) pin

The RTR pin indicates the ECU whether the DCB1M is ready to receive bytes from ECU for transmission over the powerline (loopback enabled mode only). Before each byte transfer, the ECU should sample the RTR pin. If the RTR pin is low, the ECU shall not transfer to the DCB1M and shall wait until the RTR is raised again.

The RTR pin drops in case that the TX-FIFO is full during data transfer from ECU to DCB1M, or in case the DCB1M starts to transfer data from Rx-FIFO to ECU.

Figure 16 depicts a RTR handling example. First, the ECU starts with bit learning, the HDC pin pulled down and 0xF5 byte is transferred into the device for bitrate learning. Then the HDC is pulled back high and the device returns to normal Data mode. The ECU samples the RTR pin before transferring each data byte. After the 0xCF data byte transferred, the RTR is dropped indicating the TX-FIFO is full and the ECU should wait until the RTR back to high before continue with the data bytes transfers.

DC-BUS -	 -		_		-	 -	-	-	{												da	ta-fra	me								\succ	-
									_		_		-	_			_			_				 _			 		_	_	_	
RTR																				L												
		_		<u> </u>				- 1					1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					·							_						
HDO	-		0xF5	1			1	0>	(00	γ	0x01	χ	0x0	2 /	Ţχ	0xCD	γ	0xCE	(0xCF													
HDI			0xF5					0>	00	X	0x01	X	0x0	2	χ	0xCD	_X	0xCE	(0xCF													
HDC	Γ]																											

Figure 16 - RTR drop during TX-FIFO full event.

7. SPI Protocol interface

In order to set DCB1M to operate with SPI protocol interface, set IF_SEL[1:0] to '10' (See section 3.2).

7.1 Interfacing to SPI ECU

The SPI protocol uses five pins, as described in Table 18.

Table 18 - SPI protocol interface pins

HDI	Data Input from the ECU	
HCS	Chip select input.	Shared function with HDC
HDO	Data output to the ECU	
SCK	Serial clock input.	
INT	Interrupt output (Active High)	Shared function with RTR

The device acts as SPI slave (CPOL = 1, CPHA = 1). Data is sampled at the rising edge of SCK and changed at the SCK falling edge. The SCK pin default state is HIGH. The data is MSB first. Maximal SCK rate is 8MHz.

When the ECU lowers the HCS pin, the DCB1M expect a command to be received. Based on the received command, the ECU can transfer data to DCB1M or start receiving new data from the DCB1M. For example, to transfer a frame to DCB1M, the ECU lowers the HCS pin and sends a one-byte *TX-DATA* command to the device, then starts sending the frame data bytes to be transmitted over the powerline. To close the transferred frame, the ECU has to raise the HCS pin, lower it again, and send the *FRAME-END* command.

7.2 SPI Flow control

Three pins (HDI, HDO and SCK) are required for SPI interface. Additionally, the INT (interrupt) pin is used to manage the SPI data transfer flow.

It is recommended to read the status of the INT pin continuously (ECU polling or on-change methods) to determine the status of the frame transmission / reception.

ECU shall use the SPI commands as specified in section 7.5, for proper interfacing with DCB1M.

7.3 SPI Message (frame) construction

SPI message starts with *TX-DATA* command followed by stream of bytes transferred from ECU. Frame message terminates by *FRAME-END* command.

Note: as long as the frame is not terminated, the DCB1M will continue to transmit empty packets over the powerline keeping it occupied.

7.4 SPI Status interrupt byte

The Status interrupt byte has eight interrupt events. By default, all interrupts are enabled aside from *Empty-frame* interrupt (see REG_4 in 5.5). The byte is automatically extracted when Tx-Data command is used.

In the case of interrupt event, the INT pin will rise and remains high, until *READ-INT/READ-ERR* command executed (see 7.5.6 and 7.5.7).

Each one of the interrupt is triggered once at the occurrence of its event condition change. The next same Interrupt trigger will take place only with the next change condition event. For example, assuming setting *Rx-FIFO-not-Empty* threshold to 0x01, with Rx powerline frame of 5 bytes. That is, the condition change is having minimum of one byte in RX-FIFO. As soon as the first Rx data byte is inserted to Rx-FIFO, the *Rx-FIFO-not-Empty* (Bit[3]) interrupt is raised. After *READ-INT*, the interrupt drops. At this point the *Rx-FIFO-not-empty interrupt* will not rise again, for every RX data byte read, but only when the condition change is triggered again - that is, when RX-FIFO is empty and at least one byte is inserted to Rx-FIFO.

Table 19 describes the read-only Status interrupt byte.

		Table I	J - Status inter	Tupt byte			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	R	R	R	R	R	R	R
Error-flag	Empty-	EOF	Rx-FIFO-	Rx-FIFO-	Rx-frame-	Tx-FIFO	Tx-FIFO
	frame		empty	not-empty	end	-almost-empty	almost-full

Table 19 - Status interrupt byte

R - Readable bit

Preliminary, Data may be changed without notice - Proprietary information of Yamar Electronics Ltd.

- **Tx-FIFO-almost-full** Tx-FIFO-almost-full interrupt rise when the TX-FIFO data byte count is equal or bigger than Tx-FIFO-almost-full threshold (see 3.2.3.1)
- *Tx-FIFO-almostempty Tx-FIFO-almost-empty interrupt* will rise when the TX-FIFO data byte count is equal or smaller than *Tx-FIFO-almost-empty threshold* (see 3.2.3.1)
- **Rx-frame-end** Rx-frame-end interrupt will rise when a full frame is inserted to the RX-FIFO.
- **Rx-FIFO-not-empty** Rx-FIFO-not-empty interrupt will rise when the RX-FIFO data byte count is equal or bigger than Rx-FIFO-not-empty threshold(see 3.2.3.1)
- **Rx-FIFO-empty** Rx-FIFO empty interrupt will rise when the RX-FIFO data byte count is zero. Any further read operation would output an invalid byte. The Rx-FIFO-empty bit shows real time status of the RX-FIFO for any status interrupt byte read.
- **EOF** EOF (End of frame) interrupt will rise when a full frame is extracted from the RX-FIFO.
- *Empty-frame* The Empty-frame interrupt will rise when an empty frame is received from the DC-BUS (i.e. frame without data bytes). By default this interrupt is disabled (see 5.5).
- *Error-flag* The error-flag interrupt will rise in case of error event. When triggered, ECU shall read the error-register using the *READ-INT* command (see 7.5.7).

7.5 SPI Commands

The DCB1M is in idle state as long as HCS (ECU Chip Select) is high.

Upon HCS drop, the DCB1M expects the first byte transfer from ECU to be one of the SPI commands byte.

Any other bytes transfer is overlooked (decode as *invalid-command*) until raising the HCS.

Any new SPI command must start with HCS drop event.

Command name	Command byte	Description
TX-DATA	0x04	Start new frame with Codec 0
TX-DATA	0x14	Start new frame with Codec 1
TX-DATA	0x24	Start new frame with Codec 2
TX-DATA	0x34	Start new frame with Codec 3
FRAME-END	0x0F	Close the current open frame
RX-DATA	0x0B	Extract received bytes from Rx-FIFO to ECU
WRITE-REG	0xF5	Write from ECU to internal registers
READ-REG	0xFD	ECU read from internal registers
READ-INT	0x01	ECU read from Status interrupt byte
READ-ERR	0x11	ECU read from Error status byte

Table 20 - SPI Commands summary

7.5.1 SPI TX-DATA Command (0x04 to 0x34)

This *TX-DATA* command initiates a new frame construction over the powerline. The command determines also the codec selection as described in Table 21.

During TX data transfer routine, the Status Interrupt byte is automatically output on HDO for each data byte transfer. It allows the ECU to get the TX-FIFO status without the need of *READ-INT* command execution.

	Table 21 - TX-DATA CC	ommand
TX-DATA Command	Codec Select	Max powerline bitrate (Mbit/s)
0x04	Code 0	1.4
0x14	Code 1	1
0x24	Code 2	0.5
0x34	Code 3	0.225

Following the TX-DATA command, while HCS kept low, ECU shall transfer its frame data bytes to the device.

In case *TX-Trigger mode* is not enabled (i.e. default *normal-TX* mode), new frame transmission starts immediately over the powerline.

In case of *TX-Trigger mode* is enabled, new frame transmission starts manually when ECU toggles the EN_TX pin (see 3.4).

The new frame is stored in TX-FIFO until ECU performs a *FRAME-END* command.

7.5.1.1 SPI Empty frame transmission

An empty frame is defined as powerline frame with zero payloads. An empty frame transmission starts with *TX*-DATA command, followed by *FRAME-END* command. As long as the *FRAME-END* command is not executed, the empty frame is being transmitted over the powerline, with no data bytes.

For example, ECU may use an empty frame as part of ACK/NACK feature. ECU may transfer a short (1 packet) empty frame that will not overload the RX-FIFO with data bytes, and will only trigger the Empty-frame interrupt at RX nodes as an ACK message response.

By default, the *Empty-frame* interrupt is disabled (see 5.5).

7.5.2 SPI FRAME-END Command (0x0F)

The *FRAME-END* command closes the last opened frame (i.e. close the frame related to last executed *TX-DATA* command). ECU shall drop the HCS and send the FRAME-END command byte **0x0F** and then raise the HCS.

7.5.3 SPI RX-DATA Command (0x0B)

The *RX-DATA* command transfers received data bytes from the RX-FIFO.

ECU shall drop the HCS and send the *RX-DATA* command byte **0x0B.** Then, ECU shall provide eight SCK cycles to extract one RX data byte on HDO pin (i.e. transfer dummy 0xFF byte on HDI pin).

The DCB1M will continue to output RX data bytes from the RX-FIFO for each eight SCK cycles provided by the ECU. It is recommended to use the INT pin for a proper reading process. In case RX-FIFO is empty and *RX-DATA* command is still active; the DCB1M will continue to extract dummy bytes on HDO pin.

When required, ECU shall raise the HCS to terminate the RX-DATA command.

7.5.4 SPI WRITE-REG Command (0xF5)

The WRITE-REG command enables ECU to configure the DCB1M Registers (see 5).

ECU shall drop the HCS and send the *WRITE-REG* command byte **0xF5**, then write additional two bytes as described in Table 22.

	- WRITE-REG Command Structur	e
1 st Byte	2 nd Byte	3 rd Byte
0xF5	Control register address	Data to write

To terminate the *WRITE-REG* command, ECU shall raise the HCS.

7.5.5 SPI READ-REG Command (0xFD)

The *READ-REG* command enables ECU to read the DCB1M Registers (see 5).

ECU shall drop the HCS pin and send the *READ-REG* command byte **0xFD**, then write additional one byte as described in Table 23.

Table 25 - Rea	AD-REG command structure
1 st Byte	2 nd Byte
0xFD	Control register address

Following the second byte, ECU shall provide eight SCK cycles (i.e. transfer dummy 0xFF byte on HDI pin) to allow the DCB1M to output on HDO the value of the designated control register. To terminate the *READ-REG* command, ECU shall raise the HCS.

7.5.6 SPI READ-INT Command (0x01)

The *READ-INT* command enables ECU to read the Status interrupt byte (see Table 19).

Upon rise of the INT pin, ECU shall perform the *READ-INT* command to read the Status interrupt byte and clear the INT pin.

ECU shall drop the HCS, and send the *READ-INT* command byte **0x01**, then ECU shall provide eight SCK cycles (i.e. transfer dummy 0xFF byte on HDI pin) to allow the DCB1M to output on HDO the value of the Status interrupt byte. To terminate the *READ-INT* command, ECU shall raise the HCS.

The INT pin will be automatically cleared) after *READ-INT* command is executed. (*Error-flag* is cleared by READ-ERR command).

7.5.7 SPI READ-ERR Command (0x11)

Upon reading the *Error-flag* high (after *READ-INT* command), ECU shall perform the *READ-ERR* command to read the device internal Error status byte (see Table 24) and for clearing the INT pin.

Table 24 – Error statu	s byte
------------------------	--------

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				R	R	R	R
Reserved	Reserved	Reserved	Reserved	Illegal-	Tx-FIFO	Rx-FIFO	Reserved
				command	-overflow	-overflow	

R - Readable bit

Bit[1] - Rx-FIFO is overflowed

Bit[2] - Tx-FIFO is overflowed

Bit[3] - ECU send illegal (SPI / I²C) command

ECU shall drop the HCS, and send the *READ-ERR* command byte **0x11**, then, ECU shall provide eight SCK cycles (i.e. transfer dummy 0xFF byte on HDI pin) to the DCB1M to output on HDO the value of the Error status byte.

To terminate the *READ-ERR* command, ECU shall raise the HCS. The INT (triggered from *Error- flag*) pin will be automatically cleared after executing the *READ-ERR* command.

7.6 SPI interface typical set-up and operation

- ✓ Set IF_SEL[1:0] pins to '10' (see section 3.2)
- ✓ Interface ECU with HDI, HDO, SCK, INT, and HCS pins.
- ✓ Set pins 13,12 according to the selected IOs functionality (see section 3.3.1)
- ✓ Select a carrier frequency (default 13MHz) (see section 3.3)
- ✓ Open and close frames using the TX-DATA and FRAME-END commands, along with Interrupt handling.
- ✓ Receive data bytes from the powerline using RX-DATA command, along with interrupt handling

7.7 SPI Examples

7.7.1 SPI Example 1 - WRITE-REG command

Figure 17 depicts an example of a *WRITE-REG* command sequence to REG_4 (register address 0x04) with a data value of 0x55.

After HCS is dropped, a *WRITE-REG* command, 0xF5 byte is transferred followed by REG_4 address 0x04 and data byte 0x55 to the designated register. After the write sequence completed, the HCS pin is pulled high and the device return to idle mode.



Figure 17 - SPI WRITE-REG Command

7.7.2 SPI Example 2 - READ-REG command

Figure 18 depicts a *READ-REG* command sequence from REG_2.

After dropping the HCS to low, a *READ-REG* command 0xFD is sent, followed by REG_2 address 0x02 and with dummy byte 0xFF to allow 8 SCK clock cycles, shifting out the data value of REG_2. When the read sequence completed, the HCS pin pulled high and the device return to idle mode.





7.7.3 SPI Example 3 - Data frame transmission

Figure 19 depicts a transmission sequence of a data frame with one data byte. First, the HCS is dropped and *TX-DATA* command is sent, in this case, using 0x04 command byte. Then data byte is transferred (e.g.0x55). To close the frame, the HCS is toggled high to low, and *FRAME-END* command is transferred (0x0F byte).

In parallel to each data byte transfer, the ECU will receive the updated Status interrupt byte at the HDO pin, regardless if an interrupt event occurred. In this example, the status is 0x10 indicating the RX-FIFO is empty.

HCS											
SCK		Л	ЛГ	LLL	ururu						
HDI							<u> </u>		/		
HDI	TX-DATA Command			Data Byte - (Dx55			FRAME-EN	ID Command		
HDO						V/////////////////////////////////////					
HDO			Status	Interrupt Reg	gsiter Value						
INT											

Figure 19 - SPI Transmit data sequence

7.7.4 SPI Example 4 - Data frame reception after *RX-frame-end* interrupt

Figure 20 depicts a frame reception sequence of single data byte. The reception starts with *Rx-frame-end interrupt*, meaning a full frame is inserted to the Rx-FIFO (bit[2] of Status interrupt byte). The ECU should read the internal Status interrupt byte using *READ-INT(0x01)* command before start fetching the RX data bytes. The Status interrupt byte value is 0x04, meaning a RX data frame is fully received (bit[2] is high) and the Rx-FIFO is not empty (bit[4] is low). After the interrupt read routine completed, the INT drops and the ECU starts the reception routine from the Rx-FIFO using *RX-DATA (0x0B)* command. The INT pin is raised after the data byte extraction. Then, ECU shall stop the frame reception, toggle the HCS, and read the Status interrupt byte. This time, the Status interrupt byte value is 0x30, meaning, the ECU has reached to the end of the data frame (bit[5] is high) and the Rx-FIFO is empty (bit[4] is high).

HCS																																							Γ
SCK	 IJ	Г	ГЛ	Л	Ί.	ГГ	ſſ	Л	Л	Л	ſ	 ГЛ	Л	Г	ľ	Л	ſ	<u> </u>	Г	Л	ЛJ	Г	Л	Л	ſ	Л	Л	ΓĹΓ	Л	Л	ЛГ		Л	ЛIJ	Ţſ	Л	Л	ſſ	
HDI											V	1			5											<u>A</u>						$ \prod $							
HDO											Į.								2			data			X											\square			
INT	 -																		_	<u></u>		-		-	-					-									_

Figure 20- SPI Receive data sequence after Rx-frame-end interrupt event

7.7.5 SPI Example 5 - Data frame reception after *Rx-FIFO-not-empty* interrupt

Figure 21 depicts a data frame reception routine triggered by *Rx-FIFO-not-empty* interrupt event (Status interrupt byte bit[3]), meaning there are at least 256 data bytes in the RX-FIFO.

After raise of INT pin, ECU shall read the interrupt register using *READ-INT(0x01)* command before start fetching the RX data bytes. The Status interrupt byte value is 0x08, meaning, the Rx-FIFO is not empty and it contains at least 256 data bytes. In addition, bit[2] is low indicating the current data frame reception is not completed. Following to INT drop, the ECU can start the reception routine until the *Rx-FIFO-empty* and *EOF* interrupts events triggered.

Please note that in the middle of the reception routine, the ECU will also be triggered on interrupt event on *Rx-frame-end*, which indicates that full data frame is inserted to the RX-FIFO.

HCS		/	

но		n she ta she	
но	data_0	data_n	1
N			1

Figure 21- SPI Receive data sequence after Rx-FIFO-not-empty interrupt event

7.7.6 SPI Example 6 - Empty frame interrupt event

The DCB1M will notify the ECU if an empty frame received from the powerline. To transmit an empty frame on the powerline, the ECU shall transfer *TX-DATA* command and then close the frame using the *FRAME-END* (0x0F) command. If such frame is transmitted, the receiving device will notify its ECU using the *empty-frame* interrupt event in Status interrupt byte bit[6], (ECU shall enable the *empty-frame* interrupt, see 5.5).

Figure 22 depicts transmission and reception of an empty frame. At the transmitting node, the ECU pulls down the HCS pin and sends *TX-DATA* command (e.g. 0x04). Then, the ECU toggles the HCS pin and sends the *FRAME-END* (0x0F) command. When the empty frame received at the receiver node, the INT pin will raise indicating an *Empty-*

frame interrupt event. The ECU reads Status interrupt byte (value is 0x50), indicating an empty frame has been received (bit[6] is high) and the RX-FIFO is empty (bit[4] is high).



Figure 22 - Empty-frame transmission and reception

7.7.7 SPI Example 7 - Multiple frames management

The DCB1M using SPI interface allows the ECU to manage multiple frames reception. The device notifies the ECU on each *Rx-frame-end* interrupt event. When ECU completes a full frame reading, and another frame is received, the device will raise interrupt on *Rx-frame-end* event following the first frame *EOF* interrupt event. This way, ECU can manage multiple data frames from one or several nodes in the network.

Figure 23 depicts operation of two nodes. Node A transmits two consecutive data frames. Node B receives the first interrupt event. The ECU reads the Status interrupt byte before starting the reception routine. The Status interrupt byte value is 0x04 indicating the RX-FIFO filled with a full data frame A. Then, ECU starts the reception routine until a second interrupt event occurs. The ECU again reads the interrupt register; its value is 0x04 (*Rx-frame-end*). ECU shall read the Status interrupt byte before starting the reception routine. The ECU then starts the reception routine, and the fourth interrupt event is raised when the *EOF* of frame B is transferred from Rx-FIFO to ECU.



Figure 23 - multiple frame management example

Preliminary, Data may be changed without notice - Proprietary information of Yamar Electronics Ltd.

8. I²C Protocol interface

To set DCB1M to I²C protocol interfacing, set IF_SEL[1:0] to '11' (See section 3.2).

8.1 Interfacing to I²C ECU

The I²C communication protocol uses three pins, as described in Table 25.

Table 25 - I ² C protocol	l interface pins
--------------------------------------	------------------

HDO	I ² C Digital IO	This pin should be externally pull-up with $10k\Omega$ resistor.
SCK	Serial clock input.	
INT	Interrupt output (Active High)	Shared function with RTR

The HDO data is sampled at the rising edge of SCK and shifted out to HDO on the falling edge of SCK, the default state of the SCK pin is HIGH. The expected data is MSB first. Maximal SCK rate is 1MHz.

The DCB1M I^2 C write address is **0x44**.

The DCB1M I²C read address is **0x45**.

Any I²C write operation from ECU to the DCB1M begins on START condition, followed by 0x44 (The DCB1M I²C write address with R/ \sim W = 0). After DCB1M acknowledge the I²C write address, ECU sends an I²C write address and transfers data bytes according to the I²C command specification, until ECU executes the STOP or REPEATED START conditions (See *TX-DATA / FRAME-END / WRITE-REG* commands).

Any ECU I²C read operation from DCB1M starts with an I²C write operation (address 0x44), followed by one of the I²C read commands (see *RX-DATA / READ-REG/ READ-INT / READ-ERR* commands). Then, ECU sends a read request by executing a REPEATED START condition followed by 0x45 (The DCB1M I²C address with R/~W = 1). Then DCB1M outputs the corresponding RX bytes to ECU on every eight SCK clock cycles followed by 9th SCK for ACK/NACK slot, until the ECU executes a STOP or REPEADTED START condition.

In general, any NACK generated by ECU will result that the DCB1M will be back to idle state, expecting a new I^2C command to be executed.

Figure 24 depicts typical I²C flow control.

	Typical Frame Transmission Routine
SCK	
HDO	
	START (WRITE ADDRESS 8x44 (ADK) TXD-DATA Command 9x34 (ACK) TX DATA BYTE (ACK) (R START (WRITE ADDRESS 8x44 (ACK) (R START) (RAME-END Command 9x14 (ACK) (R STOP)
INT	
	Tjpca/Fare Respon Rodne
SCK	
HDO	
	(START) WRTE ADDRESS GAH (ADD) REMAIN Command GAD (R.START) REMAIN COMMAND (R.ST
	Read Interrupt Routine RXFFPO Data Byte Entration Routine
INT	

Figure 24 – Typical I²C flow control

8.2 I²C Flow control

In addition to the two pins required (HDO and SCK), the INT (interrupt) pin is used to manage the I²C data transfer flow.

It is recommended to read the status of the INT continuously (ECU polling or on-change methods) to determine the status of the frame transmission /reception.

The I²C commands as specified in section8.5, are used for proper interfacing with the DCB1M device.

8.3 I²C Status interrupt byte

The Status interrupt byte consists of eight interrupt events (identical to SPI Status interrupt byte). By default, all interrupts events are enabled aside from *Empty-frame* interrupt event (see REG_4 in 5.5).

When interrupt event happened, the INT pin rise and remains high until *READ-INT / READ-ERR* command executed (see8.5.6 and 8.5.7).

Each one of the interrupt is triggered once at the occurrence of its event condition change. The next same Interrupt trigger will take place only with the next change condition event. For example, assuming setting *Rx-FIFO-not-Empty* threshold to 0x01, with Rx powerline frame of 5 bytes. That is, the condition change is having minimum of one byte in RX-FIFO. As soon as the first Rx data byte is inserted to Rx-FIFO, the *Rx-FIFO-not-Empty* (Bit[3]) interrupt is raised. After *READ-INT*, the interrupt drops. At this point the *Rx-FIFO-not-empty interrupt* will

not rise again, for every RX data byte read, but only when the condition change is triggered again - that is, when RX-FIFO is empty and at least one byte is inserted to Rx-FIFO.

Table 26 describes the read-only Status interrupt byte.

		I	able 20 - Statu	is interrupt byt	.e		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	R R R		R	R	R	R	R
Error-flag	Empty-	EOF	Rx-FIFO-	Rx-FIFO-	Rx-frame-	Tx-FIFO	Tx-FIFO
	frame		emptv	not-emptv	end	-almost-empty	almost-full

Table 26 - Status interrupt byte

- R Readable bit
- **Tx-FIFO-almost-full** Tx-FIFO-almost-full interrupt rise when the TX-FIFO data byte count is equal or bigger than Tx-FIFO-almost-full threshold (see 3.2.3.1)
- **Tx-FIFO-almost empty** Tx-FIFO-almost-empty interrupt will rise when the TX-FIFO data byte count is equal or smaller than Tx-FIFO-almost-empty threshold (see 3.2.3.1)
- **Rx-frame-end** Rx-frame-end interrupt will rise when a full frame is inserted to the RX-FIFO.
- **Rx-FIFO-not-empty** Rx-FIFO-not-empty interrupt will rise when the RX-FIFO data byte count is equal or bigger than Rx-FIFO-not-empty threshold (see 3.2.3.1).
- **Rx-FIFO-empty** Rx-FIFO empty interrupt will rise when the RX-FIFO data byte count is zero. Any further read operation would output an invalid byte. The Rx-FIFO-empty bit shows real time status of the RX-FIFO for any status interrupt byte read.
- **EOF** EOF (End of frame) interrupt will rise when a full frame transferred from the RX-FIFO.
- *Empty-frame* The Empty-frame interrupt will rise when an empty frame is received from the DC-BUS (i.e. frame without data bytes). By default this interrupt is disabled (see 5.5)
- Error-flag The error-flag interrupt will rise in case of error event. When triggered, ECU shall read the error-register using the **READ-INT** command (see 8.5.6)

8.4 I²C Message (frame) construction

I²C message starts with TX-Data command followed by stream of bytes transferred from ECU. Frame message terminates by FRAME-END command.

Note: as long as the frame not terminated, the DCB1M will continue to transmit empty packets over the powerline keeping it occupied.

8.5 I²C Commands

The DCB1M is in idle state until ECU executes an I²C command.

Prior to any I²C command, ECU shall perform an I²C write request operation with a START condition followed by 0x44 (DCB1M I²C write address with R/ \sim W = 0). After DCB1M will acknowledge the I²C write address, ECU shall send an I²C command as specified in below sub-sections (see Figure 24).

Command	Command	Description
Name	Byte	
TX-DATA	0x04	Start new frame with Codec 0
TX-DATA	0x14	Start new frame with Codec 1
TX-DATA	0x24	Start new frame with Codec 2
TX-DATA	0x34	Start new frame with Codec 3
FRAME-END	0x0F	Close the current open frame
RX-DATA		Extract received bytes from RX-FIFO to ECU
WRITE-REG	0xF5	Write from ECU to internal registers
READ-REG	0xFD	ECU read from internal registers
READ-INT	0x01	ECU read from Status interrupt byte
READ-ERR	0x11	ECU read from Error status byte

Table	27	- 1	² C	Commands	summary	1
-------	----	-----	----------------	----------	---------	---

I²C TX-DATA Command (0x04 to 0x34) 8.5.1

This TX-DATA command initiates a new frame construction over the powerline. The command determines also the codec selection as described in Table 28.

TX-DATA Command	Codec Select	Max powerline bitrate (Mbit/s)
0x04	Code 0	1.4
0x14	Code 1	1
0x24	Code 2	0.5
0x34	Code 3	0.225

Table 28 - TX-DATA command

8.5.1.1

- 1. Send START condition with write address 0x44.
- Send TX-DATA command byte. 2.
- 3. Send data bytes payload.
- 4 Send STOP condition.

In case of TX-Trigger mode is not enabled (i.e. default normal-TX mode), the new frame transmission immediately begins onto the powerline.

In case of TX-Trigger mode is enabled, the new frame transmission begins manually when ECU toggles the EN TX pin (see 3.4).

The new frame is kept open until ECU performs a FRAME-END command.

I²C TX-DATA sequence

8.5.1.2 I²C Empty frame transmission

An empty frame is a powerline frame with zero payloads. An empty frame transmission starts with TX-DATA command, followed by FRAME-END command. As long as the FRAME-END command is not executed, the empty frame is being transmitted over the powerline, with zero payloads (no data bytes).

For example, ECU may use an empty frame as part of ACK/NACK routine. ECU may transfer a short (1 packet) empty frame that will not overload the RX-FIFO with data bytes and will only trigger the Empty-frame interrupt at RX nodes as an ACK message response.

By default, the Empty-frame interrupt is disabled (see 5.5).

8.5.2 I²C FRAME-END Command (0x0F)

The FRAME-END command closes the frame started with TX-DATA command. I²C TX-DATA sequence

- 8.5.2.1
- 1. Send START condition with write address 0x44.
- Send FRAME-END command byte 0x0F. 2
- 3. Send STOP condition.

8.5.3 I²C RX-DATA Command

Unlike the rest of the I²C commands, the RX-DATA command does not require a write address 0x44, followed by a specific command byte. Instead, in order to transfer to ECU the received data bytes (stored in RX-FIFO), ECU sends a read address 0x45, and then generate nine SCK cycles for each read data byte (including ACK/NACK slot).

8.5.3.1 I²C RX-DATA sequence

- 1. Send START condition with read address 0x45.
- Generate nine SCK clock cycles for the DCB1M to extract RX data bytes stored in RX-FIFO. 2.
- Repeat step 2 as needed. It is recommended to use the INT pin for a proper reading process. 3. Note - In case RX-FIFO is empty, and RX-DATA command is still active, the DCB1M will continue transfer of dummy bytes on HDO pin.
- 4. When required, ECU shall send a STOP condition to terminate the RX-DATA command.

8.5.4 I²C WRITE-REG Command (0xF5)

The WRITE-REG command enables ECU to perform configuration of the DCB1M Registers (see 5).

Table 29 describes the WRITE-REG command bytes.

Table 29 - WRITE-REG command structure

1 st Byte	2 nd Byte	3 rd Byte
0xF5	Control register address	Data to write

8.5.4.1

I²C WRITE-REG sequence

- 1. Send START condition with write address 0x44.
- 2. Send *WRITE-REG* command byte 0xF5.
- 3. Send Control register address byte.
- 4. Send the data to write to the designated register.
- 5. Send STOP condition.

8.5.5 I²C READ-REG Command (0xFD)

The WRITE-REG command enable ECU to perform read of the DCB1M registers (see 5).

Table 30 describes the READ-REG command bytes.

Table 30 - READ-REG command structure

1 st Byte	2 nd Byte
0xFD	Control register address

8.5.5.1 I²C *READ-REG* sequence

- 1. Send START condition with write address 0x44.
- 2. Send *READ-REG* command byte 0xFD
- 3. Send REPEATED START condition with read address 0x45.
- 4. Send Control register address byte.
- 5. Generate nine SCK clock cycles to DCB1M extracting the read register value.
- 6. Send STOP condition.

8.5.6 I²C *READ-INT* Command (0x01)

The READ-INT command enables ECU to read the Status interrupt byte (see Table 24).

Upon rise of the INT pin, ECU shall perform the *READ-INT* command to read the Status interrupt byte and clear the INT pin.

8.5.6.1 I²C *READ-INT* sequence

- 1. Send START condition with write address 0x44.
- 2. Send *READ-INT* command byte 0x01
- 3. Send REPEATED START condition by reading address 0x45.
- 4. Generate nine SCK clock cycles to DCB1M extracting the Status interrupt byte value.
- 5. Send STOP condition.

The INT pin automatically cleared (*Error- flag* is cleared by READ-ERR command) after executing *READ-INT* command.

8.5.7 $I^2 C READ$ -ERR Command (0x11)

Upon reading the *Error-flag* high (after *READ-INT* command), ECU shall perform the *READ-ERR* command to fetch the Error status byte (see Table 31) and clear the INT pin.

Table 31 – Error status byte

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				R	R	R	R
Reserved	Reserved	Reserved	Reserved	Illegal-	Tx-FIFO	Rx-FIFO	Reserved
				command	-overflow	-overflow	

R - Readable bit

Bit[1] - Rx-FIFO is overflowed

Bit[2] - Tx-FIFO is overflowed

Bit[3] - ECU send illegal (SPI / I²C) command

8.5.7.1 I²C *READ-ERR* sequence

1. Send START condition with write address 0x44.

- 2. Send *READ-ERR* command byte 0x11
- 3. Send REPEATED START condition with read address 0x45.
- 4. Generate nine SCK clock cycles for the DCB1M to extract the Error status byte value.
- 5. Send STOP condition.

The INT (triggered from *Error- flag*) pin automatically clears after executing the *READ-ERR* command.

8.6 I²C interface typical set-up and operation

- 1. Set IF_SEL[1:0] pins to '11' (see section 3.2)
- 2. Interface HDO, SCK, and INT pins.
- 3. Set pins 12, 13 according to the selected IOs functionality (see section 3.3.1)
- 4. Select a carrier frequency (default 13MHz) (see section 3.3)
- 5. Open and close frames using the TX-DATA and FRAME-END commands, along with Interrupt handling.
- 6. Extract data bytes from RX-FIFO to ECU using *RX-DATA* command, along with interrupt handling.

8.7 I²C Examples

8.7.1 I²C Example 1 - *READ-REG* command

Figure 25 depicts a reading sequence from internal REG_1.

The *READ-REG* command starts with a START condition (drop of HDO when the SCK is high). Then, ECU sends the DCB1M I²C write address **0x44**. The device responds with ACK at the 9th clock edge. The ECU sends the read command using 0xFd. The device responds with ACK at the 9th clock edge. Then, the ECU sends the REG_1 address byte **0x01** followed by REPEATED START condition, with read address **0x45**. The ECU answers with ACK. Then, the ECU generates dummy clocks to receive the REG_0 value and send at the 9th clock edge NACK before closing the reading routing with a STOP condition.

CK		1_	Л	L	L	Π	ſ	F	ł	Ŀ	L		Ŀ	Л	Л	ł	•	Ŀ	Ŀ	U	U	l		Л	Л	Л	ł	ſ	ſ	Л	Л		\square	ŀ	ŀ	Ŀ	ŀ	Ŀ	ŀ	ŀ	Ŀ	ł	ſ	ł	Л	Л	Л	Л	Л	Л	\int	-
DO	٦			٦			٦					Γ			İ	0	FD						[Co	ntro_i	eg_O	addres	is - Oxi)1	1		7	_				5	l	ſ	l	B7	B6	B5	B4	B3	B2	B1	BO			-
INT 3																																																				

Figure 25 - Read register sequence with I²C interface

Blue color – Data from ECU to DCB1M Yellow color – Data from DCB1M to ECU

8.7.2 I²C Example 2 - *WRITE-REG* command

Figure 26 depicts a write sequence to internal REG_0.

The WRITE-REG command begins with a START condition. The ECU then sends **0x44** that is the I^2C write address of the DCB1Mand respond with ACK at the 9th clock edge. Then, the ECU sends 0xF5, followed by REG_0 address **0x00** and then the data to write to REG_1. The device answers with ACKs and the ECU stops the write routine with a STOP condition.

ск –	-		۶L	۶L	Л	Л	Л	Л	Л	Л	۶L	<u>.</u>	L	ſ.	Л	۶L	Л	Л		۶L	<u>.</u>		Ŀ	l	l	L	L	Л	Л	Л	Л	Л	Л	Л	Л	Л	5	-
IDO 🗌		 				(\neg)	Ĺ						OxF	5						Con	tro_reg	g_0 add	iress -	0x00		1		B7	B6	B5	B4	(B3)	B2	B1)	BO			T
INT																																						

Figure 26 - Write register sequence with I²C interface

Blue color – Data from ECU to DCB1M

8.7.3 I²C Example 3 - *TX-DATA* command

Figure 27 depicts a powerline frame transmission with single data byte B[7:0] sequence with 1/3 speed codec selection (TX command byte is **0x34**),

The transmission sequence begins with a START condition. Then, the ECU sends the I^2C write address **0x44**. The device answers with ACK at the 9th clock edge. Then, ECU sends *TX-DATA* command using **0x34** byte and the device answers with ACK at the 9th clock edge, followed by a data byte B[7:0]. Then, the ECU generates REPEATED START condition and sends again the device write address **0x44**. The device acknowledges the address. Then, ECU sends *FRAME-END* command **0x0F** byte. The device acknowledges, and the ECU closes the TX sequence with a STOP condition.

 \mathbf{N} REERERE กกกกกกกกก B7 (B6) B5) B4) B3 (B2 (B1) B0

Figure 27 - Frame transmission sequence with I²C interface

Blue color – Data from ECU to DCB1M

8.7.4 I²C Example 4 - *READ-INT* command

Figure 28 depicts a Status interrupt read routine. The *READ-INT* command begins with rise of the INT pin. The ECU sends a START condition followed by I²C write address **0x44**, then READ-INT command **0x01**. After the device acknowledges the **0x01** command, the ECU generates REPEATED START conditions by sending DCB1M I2C read address **0x45**. The device acknowledges the address. Then the ECU generates eight dummy clock edges to fetch the Status interrupt byte value, followed by NACK at the 9th clock edge. The ECU stops the read interrupt sequence with a STOP condition.

SCK			Ţ	Ļ	L	Ĺ	Ĺ	ł	Í.		Πİ	Ţ	Ŀ	Í.	Í.	Ē		\square	Ì	Ĺ	Í.	<u>F</u>	Ĺ	Í.	ĪĪ	1	İ	Lİ.			LΠ	<u>i</u> li	
HDO		1_		٦_			Γ	\		 							7			$ \int $							B7 B6	6) (B5)	B4 I	B3 (B	2 B 1	BO	
INT																					,												

Figure 28 - read interrupt sequence with I²C interface

Yellow color – Data from DCB1M to ECU

8.7.5 I²C Example 5 - *RX-DATA* command

Figure 29 depicts frame reception routine. The reception starts with INT pin pulled high indicating an interrupt event. The ECU generates a START condition followed by I²C write address **0x44**, and acknowledges from the device. The ECU sends the *READ-INT* command (**0x01**) and get device acknowledge followed by a REPEATED START condition before sending the I²C read address (**0x45**). Then, the ECU generates eight clock edges to fetch the Status interrupt byte value and sends NACK at the 9th clock edge before ending the interrupt read routine. In this example, the interrupt value is 0x04, indicating fully received data frame. Then, the ECU generates a REPEATED START condition before sending the I²C read address (**0x45**). The DCB1M I²C read address is sent to activate the *RX-DATA* command to fetch data bytes from the RX-FIFO. The ECU generates nine clock edges for each data byte. On each ninth clock edge of each data byte fetching, the ECU sends ACK when the INT pin is low and NACK if INT is high. In this example, after the second data byte the INT is high so the ECU sends NACK at the 9th clock edge. Then, the ECU starts again the *READ-INT* routine. The DCB1M replies with Status interrupt byte value of 0x30, indicating *EOF* and the RX-FIFO is empty. Then the ECU ends the reception routine with a STOP condition.



Figure 29 - reception sequence with I²C interface

Blue color – Data from ECU to DCB1M Yellow color – Data from DCB1M to ECU

9. Specifications

	Table 32 - Absol	ute maximal rating				
Parameter	Symbol	Comments	Min.	Тур.	Max.	Unit
Input voltage, DC	V _{im}		-0.6	3.3	3.9	V
Output voltage, DC	V _{om}		-0.6	3.3	3.9	V
Ambient temperature	T _{am}		-40		125	°C
Storage temperature	T _{sm}		-55		150	°C

Table 33 - Recommended operation conditions

Parameter	Symbol	Comments	Min.	Тур.	Max.	Unit
Supply Voltage	V _{DVCC}		3.0	3.3	3.6	V
	V _{AVCC}					
Supply Voltage ripple	$V_{CC_{RIP}}$	Max 2.5MHz, waveform		50m		V-р-р
	A _{VCC_RIP}	type of triangular				
Ambient operating temperature	T _A		-40		105	°C
range						
Minimum high level input voltage	V _{IH}		2			V
Maximum low level input voltage	VIL				0.8	V
Minimum high level output voltage	V _{OH}		2.4			V
Maximum low level output voltage	V _{OL}				0.4	V
Maximal output current	I _{out}	see Table 1				
Maximum input current	I _{IN}		-1		1	μA

Table 34 - Device characteristics

Parameter	Symbol	Comments	Min.	Тур.	Max.	Unit
Extrnal componenets requierment	ts					
Powerline coupling capacitor	C _{coupling}	Capacitor rate should be		2.2		nF
		selected with respect to				
		powerline voltage				
Protection diodes capacitance	D _{protec}			10		рF
Capacitor at VCAP	V _{cap}		1	4.7		μF
Capacitor at PLLCAP	PLL _{cap}		1			μF
Capacitor at VREF	VREF _{cap}		1			μF
Inductor at L1	L1	see 2.5.4		3.3 / 18		μH
Inductor at L2	L2			15		μH
L1 pin input capacitance					1	рF
Crystal frequency	Xtal_ _{freq}	see2.5.3		16		MHz
Crystal frequency tolerance	Xtal ppm				50	±ppm
AC signals characetricts						
Tx signal at TXO	TXO _{lev}	TXON high	1		2	V-p-p
		(transmission is active)				
		see 03.3.2				
TXO input impendace	TXO _{In}	TXON low	200k			Ω
		(transmission is not				
		active)				
TXO output impedance	TXO _{out}	TXON high		18		Ω
		(transmission is active)				
TXO driving strength	I _{TXO}	TXON high	33		66	mA
		(transmission is active)				
Rx signal at RXI	RXI _{lev}		10m		3.3	V-р-р
RXI input impedance	RXI _{In}	An external 5.1k Ω	5.1k			Ω
		serieas resistor to RXI				
		pin must be installed.				
Carrier Frequency in-band	F _c	Selectionresolutionis	5		30	MHz
(channels selection)		100kHz, total of 251				

Parameter	Symbol	Comments	Min.	Тур.	Max.	Unit	
		carrier frequencies,					
		see 3.3					
Adjucent channels spacing	F_{adj}	The space between two	1.5			MHz	
		adjucent channels					
		operating over same					
		powerline.					
Maximal Powerline bitrate	PLC _{br0}	Code 0 is selected			1.4	Mbit/s	
(see 3.2.2)	PLC _{br1}	Code 1 is selected			1	Mbit/s	
	PLC _{br2}	Code 2 is selected			0.49	Mbit/s	
	PLC _{br3}	Code 3 is selected			0.255	Mbit/s	
Timing requierments of prtocols interfaces							
UART bitrate	UART _{br}	ECU UART bitrate	115.2k		2M	bit/s	
SPI SCK	SCK _{spi}	ECU SPI SCK speed			8	Mbit/s	
I ² C SCK	SCK _{I2C}	ECU I ² C SCK speed			1	Mbit/s	
FIFOs size		see 3.2.3			1024	Byte	
Timing of device operation modes							
Power-cycle/ hard-reset	T _{init}	Initialzation time after		2		ms	
		power-cycle or hard-					
		reset event.					
Carrier frequency setting	T _{freq_cng}	Carreri frequnecy change		1		ms	
		process time					
Current Consumtption @ 3.3V							
Normal TX mode	I _{Tx}	TXON high		78		mA	
		(transmission is active)					
Normal RX mode	I _{RX}	TXON low		44		mA	
		(transmission is not					
		active)					

10. DCB1M PCB layout recommendation

Note: Analog ground layer and GND PLL should be connected to the digital ground near the Exp pad.



TOP - PLL Ground connection to EXP



- ✓ VCC and DGND layout traces should be as wide as possible. Connect a 0.1uF capacitor between each VCC and DGND pins, as close as possible to the pins.
- ✓ It is recommended to keep the traces connecting the 3.3V power supply to VCC pins as short as possible with wide PCB traces.
- ✓ Connect AGND to EXP with a single short trace.
- ✓ Connect PLL_GND to EXP with a single short trace.
- ✓ Connect L1, L2, C13, and C3, C5, C7, C8, C11, and C12 as close as possible to their pins.
- ✓ Connect R1 as close as possible to RXI pin.
- ✓ Connect all filtering caps as close as possible to their pins.
- ✓ Connect crystal and its capacitors close to OSCI and OSCO pins. Keep DGND plan around them.

11. Package, Mechanical

The device package is QFN 32 5mm x 5mm.

11.1 Mechanical Drawing



11.3 Soldering profile

Soldering reflow profile is according to IPC/JEDEC J-STD-020 (MSL3).

- Peak temperature (TP) is 260°C.
- ▶ Holding time is between 60 sec to 120 sec between TH min 150°C to TH max 200°C.
- > Liquidus temperature (TL) is 217 °C. Liquidus time is between 60 sec to 150 sec.
- TL to TP max ramp up is 3°C/sec.
- > TP to TL max cool down rate is 6°C/sec.
- Max time above 255°C (Tp) is 30 sec.



Figure 30 - Representation of IPC/JEDEC J-STD-020 (MSL3) profile

Test Environment

Figure 31 depicts the DC-BUS Test environment that allows testing the DCB1M devices in emulated lab DC powerline environment.



Figure 31 - DC-BUS Test environment

This test environment consists of two DCB1M evaluation boards (EVB), two USB interfaces and PC test software. The DC-powerline attenuator is an optional.

At the transmitting side, the USB interface generates repeatedly a predefined test message [a b c ...x y z] saving the need for a second PC. At the receiver side, the test message transferred from the EVB through the USB interface to a PC. The Test program analyze the received predefined messages, and preform BER statistics including error byte, miss byte, and noise byte counting indications.

The DC-powerline attenuator is used to test the communication in variable attenuation levels (0-61dB), emulating a DC powerline environment. When connecting the EVB directly to a power supply, it is recommended to add in serial to the power supply an inductor (>22uH) to avoid strong attenuation due to the power supply input filtering capacitors.

netholony y					
Rev.	Date	Description			
0.7	31/03/2019	Initial preliminary revision.			
0.72		formatting			
0.73	2/8/2019	Rearrange paragraphs			
0.74	2/9/2019	Update typical schematic, Table 34.			
0.75	23/9/2019	Editing.			
0.76	02/10/2019	Update Table 2 and Figure 7.			
0.77	14/11/2019	Update Figure 4 and NSLEEP pin description.			
0.78	19/01/2020	Update Table 2, section 5.5, 7.4 and 8.3.			
0.79	17/02/2020	Update Table 24, Table 31, and Table 2.			
		Update 2.5.3.1.			
		Add section 3.7 and UUID[47:0] registers in section 5.			
0.80	22/03/2020	Add soldering profile in section 11.3			

Revision History



Yamar. com代理商联系方式:

样品,技术支持,参考设计,评估板,报价购买请联系

电话:0755-82565851

邮件:dwin100@dwintech.com

手机:156-2521-4151

网址: <u>http://www.dwintech.com/Yamar_Pamphlet.htm</u>

深圳市南频科技有限公司

D-Win Technology(HongKong) Co.,Ltd